CN102751238A - Through hole preferential copper interconnection production method - Google Patents
Through hole preferential copper interconnection production method Download PDFInfo
- Publication number
- CN102751238A CN102751238A CN2012102644540A CN201210264454A CN102751238A CN 102751238 A CN102751238 A CN 102751238A CN 2012102644540 A CN2012102644540 A CN 2012102644540A CN 201210264454 A CN201210264454 A CN 201210264454A CN 102751238 A CN102751238 A CN 102751238A
- Authority
- CN
- China
- Prior art keywords
- photoresist
- copper
- manufacture method
- connection manufacture
- dielectric layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
The invention discloses a through hole preferential copper interconnection production method, which comprises the following steps of: depositing a dielectric layer on a substrate, coating first photoresist capable of forming a hard mask on the dielectric layer, and forming a through hole structure in the first photoresist; coating a solidification material on a first photoresist pattern to solidify a through hole structure; heating so that the solidification material reacts with the surface of the first photoresist, forming an isolating film on the surface of the first photoresist, and coating second photoresist on the solidified first photoresist, wherein the isolating film is not dissolved in the second photoresist; forming a groove structure located above the through hole structure in the second photoresist; transferring the through hole structure and the groove structure to the dielectric layer; and continuing the subsequent wire metal and through hole filling. By using the photoresist material capable of forming the hard mask, the etching step is reduced, the production cost is greatly reduced, and the capacity is effectively increased.
Description
Technical field
The present invention relates to semiconductor fabrication process, and be particularly related to via-first copper-connection manufacture method.
Background technology
Along with the integrated level of semiconductor chip improves constantly, transistorized characteristic size is constantly dwindled.Enter into after 130 nm technology node, owing to receive the restriction of the high-ohmic of aluminium, copper interconnection technology substitution of Al interconnection gradually becomes metal interconnected main flow.Because copper hardness is bigger, dry etch process is difficult for realizing, makes copper conductor and can't as making aluminum conductor, realize through etching sheet metal.The manufacture method of the copper conductor that extensively adopts now is the embedding technique that is called Damascus technics.
The copper-connection of Damascus technics mosaic texture can be realized through the kinds of processes method.Wherein, the dual damascene process of via-first is one of method that realizes through hole and plain conductor copper filling once-forming.In this technology, with reference to figure 1, at first, the dielectric layer 102 that deposition has low-k (k) value on silicon substrate 101, and on the dielectric layer 102 of this low k value, be coated with first photoresist 103; Then, with reference to figure 2,, in above-mentioned low k value dielectric layer 102, form through hole 104 structures through first photoetching and etching; Next, with reference to figure 3, coating second photoresist 105 on this low k value dielectric layer 102; Then, with reference to figure 4,, on through hole 104 structures of above-mentioned low k value dielectric layer 102, form metallic channel 106 structures through second photoetching and etching.At last,, continue technologies such as follow-up Metal Deposition and metallochemistry mechanical lapping, to accomplish the filling of lead metal 107 and via metal 108 with reference to figure 5.
After the device size micro enters into 32 nm technology node; The single photolithographic exposure can't satisfy makes the required resolution of intensive linear array figure, and double-pattern (double patterning) forming technique is by big quantity research and be widely used in making the intensive linear array figure of the following technology node of 32 nanometers then.In this double-pattern forming technique, at first,, to make at needs on the silicon substrate 201 of intensive linear array figure with reference to figure 6, deposition substrate film 209 and hard mask 210 are coated with first photoresist 203 then; With reference to figure 7, after exposure, development, etching, in hard mask 210, form first litho pattern 211, wherein, the characteristic size ratio of lines and groove is 1:3.Then, with reference to figure 8, coating second photoresist 205 on silicon chip 201; And,, in second photoresist, 205 films, form second litho pattern 212 through exposure and development with reference to figure 9; Wherein, the characteristic size ratio of lines and groove also is 1:3, but the position and first litho pattern 211 are staggered.With reference to Figure 10, continue to be etched on the silicon substrate 201 and to form and the second staggered litho pattern 212 of first litho pattern 211.The target lines have been formed in the combination of first litho pattern 211 and second litho pattern 211 and the trench features dimension scale is the intensive linear array figure of 1:1.
Yet--etching--photoetching---etching, its cost is far longer than traditional single exposure forming technique owing to need carry out Twi-lithography and etching, i.e. photoetching in the double-pattern forming technology process.In addition, when using double-pattern forming technique realization via-first dual damascene metal interconnection technology,--via etch--trench lithography---etching groove had both increased the technology cost, had also reduced the production quantum of output must to carry out the through hole photoetching respectively.
Summary of the invention
The invention provides a kind of via-first copper-connection manufacture method, through having reduced the etch step in the metal interconnected technology of dual damascene, thereby reduce cost of manufacture and improve production capacity.
In order to realize above-mentioned technical purpose; The present invention proposes a kind of via-first copper-connection manufacture method; Comprising: metallization medium layer on silicon substrate; And on said dielectric layer, be coated with first photoresist, and in said first photoresist, form through-hole structure, said first photoresist can form dura mater; In same developing machine platform; The coating solidification material makes the through-hole structure in said first photoresist solidify on the said first photoresist figure; And make said solidification material and the said first photoresist surface reaction, thereby form barrier film on said first photoresist surface through heating; Coating second photoresist on first photoresist after the curing, wherein, the formed barrier film of above-mentioned steps is insoluble to said second photoresist, and in said second photoresist, forms the groove structure be positioned at above the said through-hole structure; Through etching, said through-hole structure and said groove structure are transferred in the said dielectric layer; Continue follow-up Metal Deposition and metallochemistry mechanical milling tech, fill to accomplish lead metal and via metal.
Optional, said dielectric layer has low-k.
Optional, the anti-etching ability force rate of said first photoresist and said second photoresist is more than or equal to 1.5:1.
Optional, said first photoresist adopts the photoresist of one of silane-group containing, silicon alkoxyl and cage type siloxanes or combination.
Optional, said solidification material is the macromolecular material that contains alkoxyl.
Optional, said solidification material is acrylic acid ester or the methacrylate macromolecular material that contains alkoxyl.
Optional, the temperature of said heating is the arbitrary value between 30 degrees centigrade to 200 degrees centigrade.
Optional, the temperature of said heating is the arbitrary value between 50 degrees centigrade to 170 degrees centigrade.
Optional, generate after the barrier film, through developer solution unnecessary solidification material is removed.
Compared to prior art; Via-first copper-connection manufacture method of the present invention utilization can form the photoresist material of dura mater; Reduced the etch step in the metal interconnected technology of dual damascene; And via etch and etching groove two procedures are combined into one procedure, have not only reduced cost of manufacture widely, also improved production capacity effectively.
Description of drawings
Fig. 1 to Fig. 5 is the generalized section of device in the existing via-first dual damascene process manufacturing process;
The generalized section that Fig. 6 to Figure 10 makes device in the intensive linear array figure process for existing double-pattern forming technique;
Figure 11 is the schematic flow sheet of via-first copper-connection manufacture method execution mode of the present invention;
Figure 12 to Figure 18 is the generalized section of device in a kind of embodiment process of via-first copper-connection manufacture method of the present invention.
Embodiment
To combine specific embodiment and accompanying drawing below, via-first copper-connection manufacture method of the present invention will be set forth in detail.
With reference to Figure 11, the invention provides a kind of via-first copper-connection manufacture method, comprising:
Step S1, metallization medium layer on silicon substrate, and on said dielectric layer, be coated with first photoresist, and in said first photoresist, form through-hole structure, said first photoresist can form dura mater;
Step S2; In same developing machine platform; The coating solidification material makes the through-hole structure in said first photoresist solidify on the said first photoresist figure, and makes said solidification material and the said first photoresist surface reaction through heating, thereby forms barrier film on said first photoresist surface;
Step S3, coating second photoresist on first photoresist after the curing, wherein, the formed barrier film of above-mentioned steps is insoluble to said second photoresist, and in said second photoresist, forms the groove structure be positioned at above the said through-hole structure;
Step S4 through etching, transfers to said through-hole structure and said groove structure in the said dielectric layer;
Step S5 continues follow-up Metal Deposition and metallochemistry mechanical milling tech, fills to accomplish lead metal and via metal.
In a kind of embodiment of via-first copper-connection manufacture method of the present invention, with reference to Figure 12, at first, metallization medium layer 302 on silicon substrate 301, and this dielectric layer 302 has low-k.
Then, on this dielectric layer 302, be coated with first photoresist 303 that can form dura mater.Wherein, the anti-etching ability force rate of said first photoresist 303 is more than or equal to 1.5:1.In specific embodiment, said first photoresist 303 for example can adopt, the photoresist of one of silane-group containing (silyl), silicon alkoxyl (siloxyl) and cage type siloxanes (silsesquioxane) or combination.
Then, with reference to Figure 13,, in this first photoresist 303, form through-hole structure 304 through exposure and development.
Then, with reference to Figure 14, in same developing machine platform, the coating solidification material solidifies the through-hole structure 304 in the photoresist 303 of winning on first photoresist 303, and this solidification material can be the macromolecular material that contains alkoxyl.In specific embodiment, this solidification material can be acrylic acid ester or the methacrylate macromolecular material that contains alkoxyl.
Next, heat and make said solidification material and first photoresist 303 surface produce reaction, to form barrier film 313, this barrier film 313 is insoluble to second photoresist of follow-up coating.Wherein, the temperature of heating can be the arbitrary value between 30 degrees centigrade to 200 degrees centigrade.In concrete embodiment, the temperature range of heating can be between 50 degrees centigrade to 170 degrees centigrade.
Generate after the barrier film 313, can unnecessary solidification material be removed through developer solution.
Then, with reference to Figure 15, coating second photoresist 305 on first photoresist 303 after the curing.Wherein, the anti-etching ability force rate of said second photoresist 305 is more than or equal to 1.5:1.
Then, with reference to Figure 16, through exposure and developing process, in said second photoresist 305, form groove structure 306, said groove structure 306 is positioned at the upper strata of said through-hole structure 304.
Then, with reference to Figure 17,, said through-hole structure 304 is transferred in the dielectric layer 302 with groove structure 306 through etching technics.
At last,, continue follow-up Metal Deposition and metallochemistry mechanical milling tech, accomplish the filling of lead metal 307 and via metal 308 with reference to Figure 18.
Compared to prior art; The present invention has adopted the photoresist material that can form dura mater as first photoresist; And on first photoresist surface through coating solidification material and heating to form the mode of barrier film, reduced the etch step in the metal interconnected technology of dual damascene, effectively via etch and etching groove two procedures are combined into one procedure; Not only reduce cost of manufacture widely, also improved production capacity effectively.
Though the present invention with preferred embodiment openly as above; But it is not to be used for limiting the present invention; Any those skilled in the art are not breaking away from the spirit and scope of the present invention; Can utilize the method and the technology contents of above-mentioned announcement that technical scheme of the present invention is made possible change and modification, therefore, every content that does not break away from technical scheme of the present invention; To any simple modification, equivalent variations and modification that above embodiment did, all belong to the protection range of technical scheme of the present invention according to technical spirit of the present invention.
Claims (9)
1. a via-first copper-connection manufacture method is characterized in that, comprising:
Metallization medium layer on silicon substrate, and on said dielectric layer, be coated with first photoresist, and in said first photoresist, form through-hole structure, said first photoresist can form dura mater;
In same developing machine platform; The coating solidification material makes the through-hole structure in said first photoresist solidify on the said first photoresist figure; And make said solidification material and the said first photoresist surface reaction, thereby form barrier film on said first photoresist surface through heating;
Coating second photoresist on first photoresist after the curing, wherein, the formed barrier film of above-mentioned steps is insoluble to this second photoresist, and in said second photoresist, forms the groove structure be positioned at above the said through-hole structure;
Said through-hole structure and said groove structure are transferred in the said dielectric layer;
Continue follow-up Metal Deposition and metallochemistry mechanical milling tech, fill to accomplish lead metal and via metal.
2. via-first copper-connection manufacture method as claimed in claim 1 is characterized in that said dielectric layer has low-k.
3. via-first copper-connection manufacture method as claimed in claim 1 is characterized in that, the anti-etching ability force rate of said first photoresist and said second photoresist is more than or equal to 1.5:1.
4. via-first copper-connection manufacture method as claimed in claim 3 is characterized in that, said first photoresist adopts the photoresist of one of silane-group containing, silicon alkoxyl and cage type siloxanes or combination.
5. via-first copper-connection manufacture method as claimed in claim 1 is characterized in that said solidification material is the macromolecular material that contains alkoxyl.
6. via-first copper-connection manufacture method as claimed in claim 5 is characterized in that, said solidification material is acrylic acid ester or the methacrylate macromolecular material that contains alkoxyl.
7. via-first copper-connection manufacture method as claimed in claim 1 is characterized in that, the temperature of said heating is the arbitrary value between 30 degrees centigrade to 200 degrees centigrade.
8. via-first copper-connection manufacture method as claimed in claim 7 is characterized in that, the temperature of said heating is the arbitrary value between 50 degrees centigrade to 170 degrees centigrade.
9. via-first copper-connection manufacture method as claimed in claim 1 is characterized in that, also comprises: generate after the barrier film, through developer solution unnecessary solidification material is removed.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2012102644540A CN102751238A (en) | 2012-07-27 | 2012-07-27 | Through hole preferential copper interconnection production method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2012102644540A CN102751238A (en) | 2012-07-27 | 2012-07-27 | Through hole preferential copper interconnection production method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102751238A true CN102751238A (en) | 2012-10-24 |
Family
ID=47031304
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2012102644540A Pending CN102751238A (en) | 2012-07-27 | 2012-07-27 | Through hole preferential copper interconnection production method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102751238A (en) |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5935762A (en) * | 1997-10-14 | 1999-08-10 | Industrial Technology Research Institute | Two-layered TSI process for dual damascene patterning |
| CN101154623A (en) * | 2006-09-30 | 2008-04-02 | 中芯国际集成电路制造(上海)有限公司 | Method for forming double mosaic structure |
| CN101556437A (en) * | 2008-02-08 | 2009-10-14 | 台湾积体电路制造股份有限公司 | Method of lithography patterning |
| CN101571674A (en) * | 2009-06-09 | 2009-11-04 | 上海集成电路研发中心有限公司 | Double exposure method |
| US20100330471A1 (en) * | 2009-06-26 | 2010-12-30 | Rohm And Haas Electronic Materials Llc | Methods of adjusting dimensions of resist patterns |
| CN102427060A (en) * | 2011-11-29 | 2012-04-25 | 上海华力微电子有限公司 | Formation method of dual damascene structure |
| CN102610563A (en) * | 2012-04-06 | 2012-07-25 | 上海集成电路研发中心有限公司 | Method for preparing copper dual damascene structure |
-
2012
- 2012-07-27 CN CN2012102644540A patent/CN102751238A/en active Pending
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5935762A (en) * | 1997-10-14 | 1999-08-10 | Industrial Technology Research Institute | Two-layered TSI process for dual damascene patterning |
| CN101154623A (en) * | 2006-09-30 | 2008-04-02 | 中芯国际集成电路制造(上海)有限公司 | Method for forming double mosaic structure |
| CN101556437A (en) * | 2008-02-08 | 2009-10-14 | 台湾积体电路制造股份有限公司 | Method of lithography patterning |
| CN101571674A (en) * | 2009-06-09 | 2009-11-04 | 上海集成电路研发中心有限公司 | Double exposure method |
| US20100330471A1 (en) * | 2009-06-26 | 2010-12-30 | Rohm And Haas Electronic Materials Llc | Methods of adjusting dimensions of resist patterns |
| CN102427060A (en) * | 2011-11-29 | 2012-04-25 | 上海华力微电子有限公司 | Formation method of dual damascene structure |
| CN102610563A (en) * | 2012-04-06 | 2012-07-25 | 上海集成电路研发中心有限公司 | Method for preparing copper dual damascene structure |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI531037B (en) | Staggered via redistribution layer (rdl) for a package and method of forming the same | |
| TW201521173A (en) | Subtractive self-aligned via and plug patterning for back end of line (BEOL) interconnects | |
| CN104051257A (en) | Spacer Etching Process For Integrated Circuit Design | |
| CN102760696A (en) | Through hole priority copper interconnection manufacturing method | |
| CN106298640B (en) | Semiconductor device and its manufacturing method | |
| CN102610563A (en) | Method for preparing copper dual damascene structure | |
| CN102315157A (en) | Method for forming and correcting TSV (through silicon via) | |
| US8518825B1 (en) | Method to manufacture trench-first copper interconnection | |
| CN102800628A (en) | Method for producing dual damascene structure capable of preventing pattern collapsing | |
| CN102738076A (en) | Through hole propriety copper interconnection manufacturing method | |
| CN104465508B (en) | The forming method of air-gap | |
| CN102751239A (en) | Through hole preferential copper interconnection production method | |
| CN103606534B (en) | The formation method of semiconductor structure | |
| CN103633016A (en) | Semiconductor structure and manufacturing method thereof | |
| CN102376684B (en) | Copper interconnection structure and preparation method thereof | |
| CN102881645B (en) | Method for manufacturing through-hole prior copper through interconnection | |
| CN102751238A (en) | Through hole preferential copper interconnection production method | |
| CN102931135A (en) | Through hole preferred copper interconnection manufacture method | |
| CN102810510A (en) | Method for manufacturing copper interconnection | |
| CN103268866A (en) | Through-hole-priority dual damascene copper interconnection method for reducing coupling capacitance of redundant metal | |
| CN102938392A (en) | Manufacture process of copper interconnection line | |
| CN102832168A (en) | Trench-first copper interconnection manufacturing method | |
| CN104112702A (en) | Method for decreasing ultra-low-k dielectric layer damage in semiconductor manufacture | |
| CN102339790A (en) | Manufacture method of semiconductor device | |
| JP2018056238A (en) | Method of manufacturing semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C12 | Rejection of a patent application after its publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20121024 |