CN102736976B - Debugging system and debugging method thereof - Google Patents
Debugging system and debugging method thereof Download PDFInfo
- Publication number
- CN102736976B CN102736976B CN201210122800.1A CN201210122800A CN102736976B CN 102736976 B CN102736976 B CN 102736976B CN 201210122800 A CN201210122800 A CN 201210122800A CN 102736976 B CN102736976 B CN 102736976B
- Authority
- CN
- China
- Prior art keywords
- data
- volatile memory
- memory chips
- module
- image file
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims description 12
- 238000003860 storage Methods 0.000 claims abstract description 23
- 238000012360 testing method Methods 0.000 claims abstract description 13
- 230000005540 biological transmission Effects 0.000 claims description 15
- 238000012937 correction Methods 0.000 claims description 13
- 238000012795 verification Methods 0.000 claims description 13
- 238000012545 processing Methods 0.000 claims description 7
- 230000006870 function Effects 0.000 claims description 3
- 230000000694 effects Effects 0.000 description 4
- 208000033999 Device damage Diseases 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000007405 data analysis Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
- 238000003466 welding Methods 0.000 description 1
Landscapes
- Stored Programmes (AREA)
- Debugging And Monitoring (AREA)
Abstract
The invention discloses a debugging system used for testing embedded network equipment. The debugging system comprises a network interface, an image generation module and a storage module, wherein the network interface is matched with any one network interface in the embedded network equipment so as to establish data link between the network interface and the embedded network equipment, and used for receiving data of a non-volatile storage chip in the embedded network equipment; the image generation module is used for generating the received data in the non-volatile storage chip into image files; and the storage module is used for storing the image files. The debugging system can be used for carrying out receiving or writing-in on data in the non-volatile storage chip of the embedded network equipment by utilizing the image generation module of the embedded network equipment, thus realizing the testing on the content of the non-volatile storage chip without detachment, and improving the test efficiency.
Description
Technical field
The present invention relates to a kind of debug system and adjustment method thereof, particularly relating to a kind of debug system for testing Embedded Network Device and adjustment method thereof.
Background technology
In traditional Embedded Network Device, the data that technician often can only be read by cd-rom recorder in the non-volatile memory chips in Embedded Network Device are analyzed.So usually need to use the instruments such as flatiron non-volatile memory chips to be taken off from Embedded Network Device, re-use cd-rom recorder and read data in non-volatile equipment, then to the data analysis in non-volatile memory chips, finally re-use in cd-rom recorder write non-volatile memory chips, then use the instrument such as flatiron to be welded on Embedded Network Device by non-volatile memory chips or put into the socket of non-volatile memory chips of Embedded Network Device.
But there is very large defect in above-mentioned debud mode, needs welding personnel, hardware personnel and peopleware etc. to participate in simultaneously.And operation is more loaded down with trivial details, easily makes device damage, need the equipment of specialty in addition, thus inefficiency, and the production cycle extending product, constrain the development of enterprise.
If in Embedded Network Device, each non-volatile memory chips makes a kind of base that can directly plug in addition, although the difficulty of above-mentioned dismounting can be overcome, but this mode can increase the cost of product significantly, and make production flow process more complicated.And still more loaded down with trivial details to the operation of the test of content in non-volatile memory chips, so be also placed in the efficiency of test.
Summary of the invention
The technical problem to be solved in the present invention is loaded down with trivial details in order to overcome the test operation of Embedded Network Device in prior art, easily make device damage, but also need the equipment of specialty, so the defect of inefficiency, a kind of debug system and adjustment method thereof are provided, by the content test utilizing the network interface of Embedded Network Device to realize non collapsible, so improve testing efficiency.
The present invention solves above-mentioned technical matters by following technical proposals:
The invention provides a kind of debug system, for testing Embedded Network Device, being characterized in that described debug system comprises: a network interface, a mirror image generation module and a memory module;
Wherein said network interface mates with any one network interface in described Embedded Network Device, thus set up data link between described network interface and described Embedded Network Device, and receive the data of non-volatile memory chips in described Embedded Network Device;
Described mirror image generation module is used for the data genaration image file in the non-volatile memory chips of reception; Described memory module is for storing described image file.
Preferably, in described debug system, also comprise transmission module on, upload image file for selecting one from described memory module, and the described data uploading image file are write in described non-volatile memory chips by described network interface.
Preferably, in described debug system, also comprise a processing module, the described image file generated for more described mirror image generation module and the difference of a preset data file, and revise based on described difference and upgrade the source code in described image file.
Preferably, a correction verification module is also comprised in described debug system, whether the data for detecting the non-volatile memory chips that described network interface receives are correct, if incorrect, abandon described data, whether the size that described correction verification module also detects described data is less than or equal to the storage size of described non-volatile memory chips, if be greater than described storage size, abandons described data.
Present invention also offers a kind of adjustment method, be characterized in using debug system as claimed in claim 1, and comprise the following steps:
S
1, described network interface and described Embedded Network Device set up data link;
S
2, described network interface receives data in the non-volatile memory chips of described Embedded Network Device;
S
3, described mirror image generation module by receive non-volatile memory chips in data genaration image file;
S
4, described memory module stores described image file.
Preferably, described debug system also comprises transmission module on, wherein in step S
4further comprising the steps of afterwards:
S
5, selectedly from described memory module upload image file, and the described data uploading image file to be write in described non-volatile memory chips by described network interface.
Preferably, described debug system also comprises a processing module, wherein in step S
4with step S
5between further comprising the steps of:
The difference of the described image file that more described mirror image generation module generates and a preset data file, and revise based on described difference and upgrade the source code in described image file.
Preferably, described debug system also comprises a correction verification module, wherein in step S
2with step S
3between further comprising the steps of:
Whether the data that correction verification module detects the non-volatile memory chips that described network interface receives are correct, and whether the size of described data is less than or equal to the storage size of described non-volatile memory chips, if the correct and size of data of data is less than or equal to the storage size of described non-volatile memory chips, then enter step S
3, otherwise abandon described data.
Positive progressive effect of the present invention is:
Debug system of the present invention receives by utilizing the network interface of Embedded Network Device the data in the non-volatile storage chip of described Embedded Network Device or writes.So achieve the test of non collapsible to the content of described non-volatile storage chip, so improve testing efficiency.
Accompanying drawing explanation
Fig. 1 is the schematic diagram of the preferred embodiment of debug system of the present invention.
Fig. 2 is the process flow diagram of the adjustment method of preferred embodiment of the present invention.
Embodiment
Present pre-ferred embodiments is provided, to describe technical scheme of the present invention in detail below in conjunction with accompanying drawing.
Embodiment:
As shown in Figure 1, the debug system of the present embodiment comprises transmission module 6 on network interface 1, mirror image generation module 2, processing module 3, memory module 4, correction verification module 5 and.
Wherein said network interface 1 mates with any one network interface in an Embedded Network Device to be tested, thus set up data link between described network interface 1 and described Embedded Network Device, such as network interface 1 described in the present embodiment can realize linking with the mode of router interface and BCM5356 (company of Botong wireless router), and receives the data of non-volatile memory chips in described Embedded Network Device by described network interface 1.
Described mirror image generation module 2 for will receive non-volatile memory chips in data genaration image file.The size of wherein said image file is the storage space of described non-volatile memory chips.The image file that described memory module 4 generates for storing described mirror image generation module 2.
Whether the data that described correction verification module 5 detects the non-volatile memory chips that described network interface 1 receives are correct, thus guarantee the correctness of data, whether the size of described correction verification module 5 also for detecting described data is less than or equal to the storage size of described non-volatile memory chips.Namely prevent the scope of described reading of content from exceeding the size of the storage space of described non-volatile memory chips.
Described upper transmission module 6 uploads image file for selecting one from described memory module 4, and the described data uploading image file is write in described non-volatile memory chips by described network interface 1.
The difference of the described image file that described processing module 3 generates for more described mirror image generation module 2 and a preset data file, and revise based on described difference and upgrade the source code in described image file.Namely the mode by comparing in the present embodiment checks the content of described non-volatile memory chips.The content of wherein said preset data file at random can be arranged based on needs.
In addition network interface 1 described in the present embodiment, mirror image generation module 2, processing module 3, memory module 4, correction verification module 5 and upper transmission module 6 all can be integrated in a PC (PC) terminal.
When being integrated in a PC terminal, when if desired obtaining data from the non-volatile memory chips of Embedded Network Device, first the arbitrary network port of Embedded Network Device is connected with the network port of PC terminal, PC terminal starts the service of the network transmission protocol, namely between described Embedded Network Device and described PC terminal, sets up data link.And in PC terminal, select the file storing directory of the non-volatile memory chips that will upload, then the equipment embedded network equipment is powered on.And utilize the display interface of PC terminal enter Command Line Interface, the such as Command Line Interface of bootloader (guide and load).
Then the data in the non-volatile memory chips in Embedded Network Device are read, if the data area read has exceeded the size of the storage space of non-volatile memory chips, then return the Command Line Interface of PC terminal, otherwise, the digital independent in selected non-volatile memory chips is sent to PC terminal to PC terminal or by volatility random access memory unloading in Embedded Network Device.And effect is carried out to the data in described non-volatile memory chips, guarantee the correctness of data.Data as effect are incorrect, then abandon described data and the capable interface of return command.
Finally, the data in described non-volatile memory chips are transferred in the random access memory of PC terminal by the network transmission protocol and the network port.And served by the network transmission protocol, the data in random access memory are saved in the facility inventory of PC terminal of the network transmission protocol, and file size is the size of the described non-volatile memory chips of specifying.
When if desired data being write in the non-volatile memory chips of Embedded Network Device, the arbitrary network port of Embedded Network Device is connected with the network port of PC terminal, PC terminal starts the service of the network transmission protocol, namely between described Embedded Network Device and described PC terminal, sets up data link.And select the file storing directory of the described non-volatile memory chips of write in PC terminal, in PC terminal, namely select the path that will be written to the file of non-volatile memory chips.
Then, the Command Line Interface input write control command of PC terminal can be utilized, control the action writing non-volatile memory chips, after this PC terminal automatically compares the size needing to write the file size of non-volatile memory chips and the storage space of non-volatile memory chips, if the file size of write has exceeded the size of the storage space of non-volatile memory chips, then return the Command Line Interface of PC terminal, otherwise, will the digital independent being written to non-volatile memory chips be specified in the volatility random access memory of PC terminal.
After this, by specifying the data being written to non-volatile memory chips to carry out effect, the correctness of data is guaranteed.Data as effect are incorrect, then discard the capable interface of return command.
Finally, served by the network transmission protocol, will specify the file being written to non-volatile memory chips directly write to Embedded Network Device non-volatile memory chips or by writing non-volatile memory chips in the volatility random access memory of Embedded Network Device.
The workflow of the debug system of the present embodiment, namely the adjustment method of described debug system comprises the following steps:
Step 1, described network interface and described Embedded Network Device set up data link.Thus the mutual transmission of data between described network interface and described Embedded Network Device, can be realized.
Step 2, described network interface receives the data in the non-volatile memory chips of described Embedded Network Device.
Step 3, whether the data detecting the non-volatile memory chips that described network interface receives are correct, if correctly enter step 4, otherwise abandon described data.Namely to prevent in data transmission procedure issuable mistake on the impact of subsequent treatment.
Step 4, whether the size detecting described data is less than or equal to the storage size of described non-volatile memory chips, if be less than, then enters step 5, otherwise abandons described data.Prevent from containing the impact of invalid data on subsequent treatment in the data read.
Step 5, described mirror image generation module is by the data genaration image file in the non-volatile memory chips of reception.
Step 6, described memory module stores described image file.
Step 7, the difference based on the comparison of described code compilation module is revised and upgrades the source code in described image file, and by the data of described network interface in non-volatile memory chips described in the Data Update in described image file.Data in described non-volatile memory chips are modified thus improves the performance or function etc. of described Embedded Network Device.
Step 8, is selected and uploads image file, and the described data uploading image file write in described non-volatile memory chips by described network interface from described memory module.
Although the foregoing describe the specific embodiment of the present invention, it will be understood by those of skill in the art that these only illustrate, protection scope of the present invention is defined by the appended claims.Those skilled in the art, under the prerequisite not deviating from principle of the present invention and essence, can make various changes or modifications to these embodiments, but these change and amendment all falls into protection scope of the present invention.
Claims (3)
1. a debug system, for testing Embedded Network Device, is characterized in that, described debug system comprises: a network interface, a mirror image generation module and a memory module;
Wherein said network interface mates with any one network interface in described Embedded Network Device, thus set up data link between described network interface and described Embedded Network Device, and receive the data of non-volatile memory chips in described Embedded Network Device;
Also comprise a correction verification module, correction verification module reads the data in the non-volatile memory chips in Embedded Network Device, whether the data for detecting the non-volatile memory chips that described network interface receives are correct, if incorrect, abandon described data, whether the size that described correction verification module also detects described data is less than or equal to the storage size of described non-volatile memory chips, if be greater than described storage size, abandons described data;
Described mirror image generation module is used for the data genaration image file in the non-volatile memory chips of reception; Described memory module is for storing described image file;
Also comprise a processing module in described debug system, the described image file generated for more described mirror image generation module and the difference of a preset data file, and revise based on described difference and upgrade the source code in described image file; Data in described non-volatile memory chips are modified thus improves performance or the function of described Embedded Network Device.
2. debug system as claimed in claim 1, it is characterized in that, also comprise transmission module in described debug system, upload image file for selecting one from described memory module, and the described data uploading image file are write in described non-volatile memory chips by described network interface.
3. an adjustment method, is characterized in that, uses debug system as claimed in claim 1, and comprises the following steps:
S1, described network interface and described Embedded Network Device set up data link;
S2, described network interface receive the data in the non-volatile memory chips of described Embedded Network Device;
S3, described mirror image generation module are by the data genaration image file in the non-volatile memory chips of reception;
S4, described memory module store described image file;
Described debug system also comprises transmission module on, wherein further comprising the steps of after step s4:
S5, selectedly from described memory module upload image file, and the described data uploading image file are write in described non-volatile memory chips by described network interface;
Described debug system also comprises a correction verification module, wherein further comprising the steps of between step S2 and step S3:
Whether the data that correction verification module detects the non-volatile memory chips that described network interface receives are correct, and whether the size of described data is less than or equal to the storage size of described non-volatile memory chips, if the correct and size of data of data is less than or equal to the storage size of described non-volatile memory chips, then enter step S3, otherwise abandon described data;
Described debug system also comprises a processing module, wherein further comprising the steps of between step S4 and step S5:
The difference of the described image file that more described mirror image generation module generates and a preset data file, and revise based on described difference and upgrade the source code in described image file; Data in described non-volatile memory chips are modified thus improves performance or the function of described Embedded Network Device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210122800.1A CN102736976B (en) | 2012-04-24 | 2012-04-24 | Debugging system and debugging method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210122800.1A CN102736976B (en) | 2012-04-24 | 2012-04-24 | Debugging system and debugging method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102736976A CN102736976A (en) | 2012-10-17 |
| CN102736976B true CN102736976B (en) | 2015-02-18 |
Family
ID=46992517
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210122800.1A Expired - Fee Related CN102736976B (en) | 2012-04-24 | 2012-04-24 | Debugging system and debugging method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102736976B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106681867B (en) * | 2015-11-09 | 2019-08-30 | 阿里巴巴集团控股有限公司 | A kind of test method and device |
| CN107622010A (en) * | 2017-08-22 | 2018-01-23 | 上海爱矽半导体科技有限公司 | A kind of microcontroller single line detail programming interface arrangement and adjustment method |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0869433A2 (en) * | 1997-03-31 | 1998-10-07 | Siemens Corporate Research, Inc. | A test development system and method for software with a graphical user interface |
| CN1845081A (en) * | 2006-02-24 | 2006-10-11 | 北京博联伟图科技有限公司 | Process monitoring method for embedded application software testing |
| CN101819552A (en) * | 2010-01-04 | 2010-09-01 | 深圳市共进电子有限公司 | Method for improving debugging speed during process of system development |
| KR101019166B1 (en) * | 2009-11-30 | 2011-03-04 | 재단법인대구경북과학기술원 | Automated testing method and system for embedded software |
-
2012
- 2012-04-24 CN CN201210122800.1A patent/CN102736976B/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0869433A2 (en) * | 1997-03-31 | 1998-10-07 | Siemens Corporate Research, Inc. | A test development system and method for software with a graphical user interface |
| CN1845081A (en) * | 2006-02-24 | 2006-10-11 | 北京博联伟图科技有限公司 | Process monitoring method for embedded application software testing |
| KR101019166B1 (en) * | 2009-11-30 | 2011-03-04 | 재단법인대구경북과학기술원 | Automated testing method and system for embedded software |
| CN101819552A (en) * | 2010-01-04 | 2010-09-01 | 深圳市共进电子有限公司 | Method for improving debugging speed during process of system development |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102736976A (en) | 2012-10-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7743292B2 (en) | Apparatus and method for memory card testing | |
| CN102662701A (en) | Online CPLD (Complex Programmable Logic Devices) upgrading method, device and business veneer | |
| US7360137B2 (en) | Flash programmer for programming NAND flash and NOR/NAND combined flash | |
| CN105320553A (en) | Method and system for updating network card firmware based on domestic processor platform | |
| US20100125772A1 (en) | Error correcting controller, flash memory chip system, and error correcting method thereof | |
| CN104932973A (en) | Version compatibility test method and apparatus | |
| US20090198770A1 (en) | System and method of updating codes in controller | |
| US20160110281A1 (en) | System and method for debugging firmware/software by generating trace data | |
| CN102075632A (en) | Mobile terminal camera debugging method and device | |
| US20060195833A1 (en) | Data-burning method and system thereof based on auto-detection of computer platform | |
| CN103246586A (en) | Method for utilizing USB (universal serial bus) storage equipment for ADB (android debug bridge) debugging on android platform | |
| US20140149815A1 (en) | System and method for programming chips on circuit board through boundary scan technology | |
| CN111679982A (en) | Automatic testing method for REST API (representational State transfer) interface software | |
| CN107273249B (en) | Mainboard test method, processor and mainboard test system | |
| CN102750156A (en) | Program burning method and system | |
| CN111459744A (en) | Firmware burning method and firmware debugging method of video processing chip | |
| CN101388256B (en) | Controller and method for generating Low-level error-correction code for a memory device | |
| CN113384896A (en) | Unity-based resource packaging method, device, equipment and medium | |
| US20140164845A1 (en) | Host computer and method for testing sas expanders | |
| CN102316376A (en) | Method for set-top box to automatically update data and system | |
| CN102736976B (en) | Debugging system and debugging method thereof | |
| US20120110383A1 (en) | Method and apparatus for off-line analyzing crashed programs | |
| CN105302679B (en) | A kind of detection method and system of intelligent terminal storage stability | |
| CN100361075C (en) | Method and device for quickly developing embedded system using automatic compilation frame | |
| CN106708552A (en) | Programming method, apparatus and system for digital power supply |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| PP01 | Preservation of patent right | ||
| PP01 | Preservation of patent right |
Effective date of registration: 20180313 Granted publication date: 20150218 |
|
| PD01 | Discharge of preservation of patent | ||
| PD01 | Discharge of preservation of patent |
Date of cancellation: 20210313 Granted publication date: 20150218 |
|
| PP01 | Preservation of patent right | ||
| PP01 | Preservation of patent right |
Effective date of registration: 20210313 Granted publication date: 20150218 |
|
| PD01 | Discharge of preservation of patent | ||
| PD01 | Discharge of preservation of patent |
Date of cancellation: 20240313 Granted publication date: 20150218 |
|
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20150218 |