CN102650979A - Adapting card for peripheral component interface (PCI) Express X4 to compact peripheral component interconnect (CPCI) Express X4 - Google Patents
Adapting card for peripheral component interface (PCI) Express X4 to compact peripheral component interconnect (CPCI) Express X4 Download PDFInfo
- Publication number
- CN102650979A CN102650979A CN2012100832920A CN201210083292A CN102650979A CN 102650979 A CN102650979 A CN 102650979A CN 2012100832920 A CN2012100832920 A CN 2012100832920A CN 201210083292 A CN201210083292 A CN 201210083292A CN 102650979 A CN102650979 A CN 102650979A
- Authority
- CN
- China
- Prior art keywords
- express
- signal
- cpci
- control circuit
- pci express
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Details Of Connecting Devices For Male And Female Coupling (AREA)
Abstract
The invention discloses an adapting card for peripheral component interface (PCI) Express X4 to compact peripheral component interconnect (CPCI) Express X4. The adapting card comprises an impedance control circuit board, an adapting circuit board, a PCI Express interface, a CPCI Express signal socket, a CPCI Express power socket, a double-row hole socket, a bent pin double-row plug, a connecting block and a baffle plate, wherein the CPCI Express signal socket and the adapting circuit board are connected with the upper part of the impedance control circuit board; the PCI Express interface is formed in the lower part of the impedance control circuit board; the bent pin double-row plug is arranged on the left middle part of the impedance control circuit board; and the CPCI Express power socket and the bent pin double-row plug are arranged on the adapting circuit board. The quality and the efficiency of a signal are not affected, the application range of the current PCI Express X4 slot is expanded, the difficulty and the cost for the development of a CPCI Express X4 interface card are greatly reduced, and the adapting card is simple in structure and convenient to use.
Description
Technical field
The present invention relates to the adapter of a kind of PCI Express X4 EBI to CPCI Express X4 EBI; Be used for converting commercial and Industry Control desk-top computer PCI Express X4 slot into meet PICMG EXP.0R1.0 standard CPCI Express X4 slot, can in PCIExpress X4 slot, use, debug and test so that meet the CPCI Express X4 interface card (expansion card) of PICMG EXP.0R1.0 standard.The invention belongs to compunication, computer-aided test and field of automatic testing.
Background technology
PCI Express is the computer serial bus of a new generation; It has substituted traditional synchronous or asynchronous sequential logic EBI with agreement, has the transfer rate height, saves hardware resource, does not have and crosstalk, do not have outstanding features such as intersymbol interference, no signal skew, no direct current biasing.So, just obtained paying attention to widely and using once releasing.Present all kinds of business computer, industrial control computer etc. all have PCI Express expansion slot.We can say that PCI Express bus just progressively substitutes and replacement traditional P CI bus.
PCI Express bus can be configured to 1 passage (Lane) and be connected to 32 passages connections, has very strong retractility, to satisfy different system equipment to the data transfer bandwidth different demands.PCI Express bus channel arrangement commonly used comprises: X1, X4, X8 and X16.The PCI Express card that passage is few can insert in the many PCI Express slots of passage and use, and is called to insert (Up-plugging).PCI Express expansion card contour dimension and type of attachment and pci bus are very similar, but its pinout is different fully, and do not support-12V and 5V power supply.
CompactPCI Express is (the PCI Industrial Computer Manufacturer ' s Group of International Industry computing machine manufacturing person federation; Be called for short PICMG) both CompactPCI (Compact Peripheral Component Interconnect; Be called for short CPCI; Compact PCI claimed in Chinese) after, release the compact Express standard of issuing (being PICMG EXP.0R1.0) in 2005.
CompactPCI Express has inherited original technical advantage of CompactPCI on the one hand; Adopt highly reliable Europe card structure; Improve radiating condition, improved the anti-vibrating and impact ability, met the Electro Magnetic Compatibility requirement, adopted the high speed pin hole connector of 2mm density to substitute the golden finger type interconnection mode among the PCI Express, further improved reliability; Keep the high-speed differential signal integrality, and increased load capacity.What is more important on the other hand, transmit among the CompactPCI Express mainly be at a high speed, low-swing difference signal, compatible whole interface protocols of PCI Express bus.Because the original advantage of CompactPCI Express, it has boundless application prospect in fields such as telecommunications, compunication, industry control and test, Aero-Space.
But, because CompactPCI Express standard interface clamp and cabinet have caused the layout of CompactPCI Express interface card in cabinet very compact, the exploitation that almost can't be correlated with easily, test and debugging work.Simultaneously, the equipment that CompactPCI Express is relevant is also relatively more expensive, and it is high to make up cover CompactPCI Express basic platform (cabinet and controller) cost.
Therefore, being necessary for very much CompactPCI Express interface clamp provides both to meet an interface protocol, with low cost, is convenient to the environment of developing, testing and debug again.In fact, because PCI Express and CompactPCI Express interface protocol are identical, so the two has the association of many inherences; And no matter commercial PCI Express with industrial control system is very universal, cheap, system development property is good, is very suitable for as exploitation, the platform testing and debug.But because the difference of CompactPCI Express and PCI Express AN connector and interface definition causes CompactPCI Express interface integrated circuit board can't directly in PCI Express system (computing machine), use at all, debug and test.That is to say, at present the incompatible CompactPCI Express of PCI Express system interface integrated circuit board (expansion card).
Summary of the invention
The object of the present invention is to provide the adapter of a kind of PCI of being used for Express X4 to CPCI Express X4; Be used for converting the PCI Express X4 slot of commercial and Industry Control desk-top computer into meet PICMG EXP.0R1.0 standard CPCI Express X4 slot, can in the PCIExpress X4 slot in general commercial and the Industry Control desk-top computer, use, debug and test so that meet the CPCIExpress X4 interface card (plug-in card) of PICMG EXP.0R1.0 standard.
Conversion and switching among the present invention comprise:
One of which converts PCIExpress X4 physical slot into CPCIExpress X4 signal slot XP3 and the auxiliary slot XP4 of power supply;
They are two years old; Utilize the signal of impedance control circuit plate switching to comprise reference clock differential signal (RefClk+ and RefClk-) at least, receive differential signal (PERp0 and PERn0, PERp1 and PERn1, PERp2 and PERn2; PERp3 and PERn3), send differential signal (PETp0 and PETn0; PETp1 and PETn1, PETp2 and PETn2, PETp3 and PETn3) and with reference to earth signal;
Its three, utilize the power supply of impedance control circuit plate switching to comprise+12V and+3.3V direct supply.
A kind of adapter that is used for PCI Express X4 to CPCI Express X4 of the present invention, it comprises: impedance control circuit plate, switching circuit board, PCI Express interface, CPCI Express signal plug, CPCI Express supply socket, double spring hole scoket, the double plug of looper, contiguous block and baffle plate; Position annexation between them is: impedance control circuit plate profile is L-shaped; Its top edge is crimped with CPCI Express signal plug and switching circuit board; Its underpart edge placement has PCI Express interface, and the middle part of taking back of impedance control circuit plate is furnished with the double plug of looper, and CPCI Express supply socket and CPCI Express interface card XP4 attaching plug carry out physical connection; The double plug of CPCI Express supply socket and looper; Be installed on the switching circuit board, this contiguous block links together impedance control circuit plate and switching circuit board vertical fixing through screw, this baffle plate; One side is connected with the impedance control circuit plate, and opposite side can be connected and fixed through screw and computer cabinet edge.
This impedance control circuit plate, in order to the low-swing difference signal (typical) among high speed, low-loss, short distance the is liftoff transmission PCI Express X4 like the LVDS signal to CPCI Express X4 signal plug.
This switching circuit board, it is installed in the top edge of impedance control circuit plate through the contiguous block vertical fixing.
This PCI Express interface, it is positioned at the lower edge of impedance control circuit plate, in order to carry out physical connection with PCI Express X4 slot, transmits signal and power supply.
This CPCI Express signal plug, it is positioned at the top edge of impedance control circuit plate, in order to CPCI ExpressX4 in the XP3 Signal plug carry out physical connection, transmit signal.
This CPCI Express supply socket, it is installed on the switching circuit board, in order to CPCI Express X4 in the XP4 attaching plug carry out physical connection, transmit power supply.
This double spring hole scoket, it is positioned at the top of impedance control circuit plate, in order to transmit power supply.
The double plug of this looper, it is installed on the switching circuit board, in order to the impedance control circuit plate on double spring hole scoket be connected, transmit power supply.
This contiguous block, it links together impedance control circuit plate and switching circuit board vertical fixing through screw.
This baffle plate, a side is connected with the impedance control circuit plate, and opposite side can be connected and fixed through screw and computer cabinet edge.
Wherein, described impedance control circuit plate is six layers and above multilayer circuit board.Its profile is L-shaped, and the length of its differential signal line is less than 66mm (2600mil).
Wherein, described impedance control circuit plate comprises two at least with reference to stratum and four signals layers.
Wherein, the difference characteristic impedance of differential signal line is 100 Ω ± 10 Ω in the described impedance control circuit plate.
Wherein, signal wire is 50 Ω ± 10 Ω to the single-ended characteristic impedance with reference to ground in the described impedance control circuit plate.
Wherein, in the described impedance control circuit plate two belong to length difference with the signal wire of a pair of differential signal less than 0.127mm (5mil).
Wherein, the length difference between two different sendaisles is less than 2.54mm (100mil); Length difference between two different receiving cables is less than 2.54mm (100mil).
Wherein, described PCI Express interface is the PCI Express X4 golden finger interface of accord with PCI Express Card Electromechanical Specification Revision 1.0 standards.
Wherein, the power supply of described double spring hole scoket transmission comprises+12V and+3.3V direct supply.
Wherein, The signal of CPCI Express signal plug transmission comprises reference clock differential signal (RefClk+ and RefClk-) at least, receives differential signal (PERp0 and PERn0, PERp1 and PERn1, PERp2 and PERn2; PERp3 and PERn3), send differential signal (PETp0 and PETn0; PETp1 and PETn1, PETp2 and PETn2, PETp3 and PETn3) and with reference to earth signal.
Wherein, transmission differential signal (PETp0 and PETn0, the PETp1 and the PETn1 of PCI Express X4 golden finger; PETp2 and PETn2; PETp3 and PETn3), corresponding respectively reception differential signal pin (1PERp0 and 1PER0,1PERp 1 and the 1PERn2 that is transferred to CPCI Express XP3 interface; 1PERp2 and 1PERn2,1PERp3 and 1PERn3).Reception differential signal (PERp0 and the PERn0 of PCI Express X4 golden finger; PERp1 and PERn1, PERp2 and PERn2, PERp3 and PERn3); Corresponding respectively transmission differential signal pin (1PETp0 and the 1PETn0 that is transferred to CPCI Express XP3 interface; 1PETp 1 and 1PETn2,1PETp2 and 1PETn2,1PETp3 and 1PETn3).
A kind of adapter that is used for PCI Express X4 to CPCI Express X4 of the present invention; Its advantage and effect are: the present invention utilizes multilayer impedance control circuit plate transmission high speed, low-loss, short distance is liftoff transmits the low-swing difference signal (typical in the LVDS signal) among PCI Express X4 and the CPCIExpress X4; As long as the impedance Control precision meets the demands, can not influence quality of signals and effect.Simultaneously; The present invention can expand the application of existing PCI Express X4 slot significantly; Make its compatible CPCI Express X4 interface card (expansion card); Reduce CPCI Express X4 interface card (expansion card) development difficulty and cost significantly, be more convenient for scientific research and developer debug and test, and also promptly increase substantially the testability and debugging property of CPCI ExpressX4 interface card (expansion card).The present invention is simple in structure, very easy to use.
Description of drawings
Figure 1A is depicted as axis side view of the present invention.
Figure 1B is depicted as back of the present invention to axis side view.
Shown in Figure 2 is the contour dimension figure of the impedance control circuit plate 101 among Figure 1A.
Shown in Figure 3 is the contour dimension figure of the switching circuit board 105 among Figure 1A.
Fig. 4 A is depicted as impedance control circuit plate 101 ground floors (L1) the PCB design drawing among Figure 1A.
Fig. 4 B is depicted as the 3rd layer of (L3) PCB of impedance control circuit plate 101 design drawing among Figure 1A.
Fig. 4 C is depicted as the 4th layer of (L4) PCB of impedance control circuit plate 101 design drawing among Figure 1A.
Fig. 4 D is depicted as impedance control circuit plate 101 layer 6s (L6) the PCB design drawing among Figure 1A.
Fig. 5 A is depicted as switching circuit board 105 ground floors (L1) the PCB design drawing among Figure 1A.
Fig. 5 B is depicted as switching circuit board 105 second layers (L2) the PCB design drawing among Figure 1A.
Shown in Figure 6 is the flaggy design drawing of the impedance control circuit plate 101 among Figure 1A.
Shown in Figure 7 is the flaggy design drawing of the switching circuit board 105 among Figure 1A.
Concrete label declaration is following among the figure:
101 impedance control circuit plate 102PCI Express X4 golden finger interface
103CPCI Express signal plug 104CPCI Express supply socket
105 switching circuit boards, 106 baffle plates
The double plug of 107 double spring hole scoket 108 loopers
109 contiguous block 110M3 screws
The double hole I of 111M2 screw 40110 pins
402 Φ, 2 through hole I 403PCI Express difference are sent signal 1 cabling
404CPCI Express signal plug hole 405PCI Express difference is sent signal 3 cablings
There is the detection signal cabling in 406 hot plugs
The 408+12V direct supply covers copper 409 Φ 3 through holes
410 System Management Bus cabling 411PCI Express difference are sent signal 2 cablings
412PCI Express difference is sent signal 0 cabling
413+3.3V direct supply covers copper I
414WAKE# signal lead I 415PCI Express Reset signal lead
416PCI Express differential received signal 3 cablings
417PCI Express differential received signal 0 cabling
418 difference reference clock cabling 419PCI Express differential received signal, 1 cabling
420PCI Express differential received signal 2 cabling 501+12V direct supplys cover copper
502+3.3V direct supply covers copper II 503GND and covers copper
504WAKE# signal lead II 505CPCI Express supply socket hole
The double hole II of 506 Φ, 2 through hole II, 50710 pins
The unit symbol that relates among the present invention is explained as follows:
Ω ohm
The mm millimeter
The mil mil
Embodiment
Please with reference to accompanying drawing 1A, the adapter of a kind of PCI of being used for Express of preferred embodiments of the present invention X4 to CPCI Express X4 comprises: the double plug of an impedance control circuit plate 101, PCI Express X4 golden finger interface 102, a switching circuit board 105, a CPCI Express supply socket 104, a CPCI Express signal plug 103, a pair of round socket 107, a looper 108, a contiguous block 109, a baffle plate 106, three M2 screws 111, two M3 screws 110.
The lower edge of said impedance control circuit plate 101 is furnished with PCI ExpressX4 golden finger interface 102, in order to carry out physical connection with PCIExpress X4 slot, transmits signal and direct supply.
Wherein, said PCI ExpressX4 golden finger interface 102 specifically is arranged in the lower edge of impedance control circuit plate 101 with the form of golden finger.
Please with reference to table 1, golden finger pin on the PCI ExpressX4 golden finger interface 102 and signal definition thereof are following tabulates shown in 1 its accord with PCI Express Card Electromechanical Specification Revision 2.0 standards.
Table 1
The top edge of said impedance control circuit plate 101 is crimped with CPCI Express signal plug 103, in order to carry out physical connection with CPCIExpress interface card XP3 Signal plug, transmits signal.
Please with reference under tabulate 2, CPCI Express signal plug 103 pins and signal definition thereof are as shown in table 2, it meets CPCI Express Hardware Specification Revision 1.0 standards.
Table 2
The middle part of taking back of said impedance control circuit plate 101 is furnished with the double plug 108 of looper, in order to carry out physical connection with double spring hole scoket 107, direct supply is passed to switching circuit board 105 from impedance control circuit plate 101.
Said switching circuit board 105 horizontal fixed are in the top edge of impedance control circuit plate 101, in order to direct supply is passed to CPCI Express supply socket 104 from double spring hole scoket 107.
Said CPCI Express supply socket 104 is transmitted direct supply in order to carry out physical connection with CPCI Express interface card XP4 attaching plug.
Please with reference under tabulate 3, CPCI Express supply socket 104 pins and signal definition thereof are as shown in table 3 below, it meets CPCI Express Hardware Specification Revision 1.0 standards.
Table 3
Please with reference to accompanying drawing 2, said impedance control circuit plate 101 profiles are L-shaped, and contour dimension is with reference to accompanying drawing 2, and dimensional data unit is mm.
Please with reference to accompanying drawing 6, said impedance control circuit plate 101 is one six layer impedance control circuit boards.
Wherein, the ground floor of said impedance control circuit plate 101 (L1) is a signals layer 1, and the second layer (L2) is a ground plane, and the 3rd layer (L3) is that signals layer 2, the four layers (L4) is a signals layer 3, and layer 5 (L5) is a ground plane, and layer 6 (L6) is a signals layer 4.Every layer and relevant laminated thickness are as shown in table 4 below.
| Level number | Type | Thickness (mil) |
| L1 | ? | 0.6 |
| ? | |
4 |
| L2 | ? | 1.2 |
| ? | Prepreg | 51.4 |
| L3 | ? | 1.4 |
| ? | Central layer | 12.6 |
| L4 | ? | 1.4 |
| ? | Prepreg | 12.6 |
| L5 | ? | 1.2 |
| ? | |
4 |
| L6 | ? | 0.6 |
Table 4
Wherein, for the signal lead of all signals layers on the said impedance control circuit plate 101, its single-ended impedance is 50 Ω ± 10 Ω, and its differential impedance is 100 Ω ± 10 Ω.
The method of signal impedance control is on the said impedance control circuit plate 101, and the differential signal line width is 5mil, and the spacing between two signal line in a pair of differential signal line is 7mil, different differential signal lines between distance should be greater than 20mil at least.Calculating the differential impedance that can obtain differential signal line through signal impedance is 101.8 Ω, and single-ended impedance is 51.78 Ω.
Please with reference to accompanying drawing 4A; The ground floor of said impedance control circuit plate 101 (L1); Be that signals layer 1 comprises that PCI Express difference is sent (PCI Express Transmitter Lane1) signal 1 cabling 403 and PCI Express difference is sent (PCI Express Transmitter Lane3) signal 3 cablings 405; + 12V direct supply covers copper 408, the hot-swappable detection signal cabling 406 that exists.
Said+12V direct supply covers copper 408 general+12V direct supplys and is sent to the double plug 108 of looper from the golden finger pin B1 and the B2 of PCI Express X4 golden finger interface 102.
Said PCI Express difference is sent signal lead 403 and is comprised PETp1 (PCI Express Transmitter Positive Lane1) signal and PETn1 (PCI Express Transmitter Negative Lane 1) signal.
Wherein, the PETp1 signal is connected to the pin E6 of CPCIExpress signal plug 103 by the golden finger pin B19 of PCI Express X4 golden finger interface 102.
Wherein, the PETn1 signal is connected to the pin F6 of CPCIExpress signal plug 103 by the golden finger pin B20 of PCI Express X4 golden finger interface 102.
Said PCI Express difference is sent signal lead 405 and is comprised PETp3 (PCI Express Transmitter Positive Lane3) signal and PETn3 (PCI Express Transmitter Negative Lane 3) signal.
Wherein, the PETp3 signal is connected to the pin C7 of CPCIExpress signal plug 103 by the golden finger pin B27 of PCI Express X4 golden finger interface 102.
Wherein, the PETn3 signal is connected to the pin D7 of CPCIExpress signal plug 103 by the golden finger pin B28 of PCI Express X4 golden finger interface 102.
The said hot-swappable detection signal cabling 406 that exists comprises the PRSNT1# signal, PRSNT2# signal and PRSNT3# signal.
Wherein, the golden finger pin B17 (PRSNT2# signal) of the golden finger pin A1 (PRSNT1# signal) of PCI Express X4 golden finger interface 102 and PCI Express X4 interface 102 and B31 (PRSNT3# signal) interconnect through the hot-swappable detection signal cabling 406 that exists.
Please with reference to accompanying drawing 4B; The 3rd layer (L3) of said impedance control circuit plate 101; Be that signals layer 3 comprises System Management Bus (System Management Bus) signal lead 410; PCI Express difference is sent (PCI Express Transmitter Lane 0) signal 0 cabling 412, and PCI Express difference is sent (PCI Express Transmitter Lane 2) signal 2 cablings 411.
Said System Management Bus (System Management Bus) signal lead 410 comprises, SMCLK (SMBUS clock) signal and SMDAT (SMBUS data) signal.
Wherein, the SMCLK signal is connected to the pin B3 of CPCIExpress signal plug 103 by the golden finger pin B5 of PCI Express X4 golden finger interface 102.
Wherein, the SMDAT signal is connected to the pin A3 of CPCIExpress signal plug 103 by the golden finger pin B6 of PCI Express X4 golden finger interface 102.
Said PCI Express difference is sent signal lead 412 and is comprised PETp0 (PCI Express Transmitter Positive Lane0) signal and PETn0 (PCI Express Transmitter Negative Lane 0) signal.
Wherein, the PETp0 signal is connected to the pin C5 of CPCIExpress signal plug 103 by the golden finger pin B14 of PCI Express X4 golden finger interface 102.
Wherein, the PETn0 signal is connected to the pin D5 of CPCIExpress signal plug 103 by the golden finger pin B15 of PCI Express X4 golden finger interface 102.
Said PCI Express difference is sent signal lead 411 and is comprised PETp2 (PCI Express Transmitter Positive Lane2) signal and PETn2 (PCI Express Transmitter Negative Lane 2) signal.
Wherein, the PETp2 signal is connected to the pin C6 of CPCIExpress signal plug 103 by the golden finger pin B23 of PCI Express X4 golden finger interface 102.
Wherein, the PETn2 signal is connected to the pin D6 of CPCIExpress signal plug 103 by the golden finger pin B24 of PCI Express X4 golden finger interface 102.
Please with reference to accompanying drawing 4C; The 4th layer (L4) of said impedance control circuit plate 101; Be that signals layer 3 comprises PCI Express differential received (PCI Express Receiver Lane 1) signal 1 cabling 419, PCI Express differential received (PCI Express Receiver Lane 2) signal 2 cablings 420.
Said PCI Express differential received signal cabling 419 comprises, PERp1 (PCI Express Receiver Positive Lane1) signal and PERn1 (PCI Express Receiver Negative Lane 1) signal.
Wherein, the PERp1 signal is connected to the pin E5 of CPCIExpress signal plug 103 by the golden finger pin A21 of PCI Express X4 golden finger interface 102.
Wherein, the PERn1 signal is connected to the pin F5 of CPCIExpress signal plug 103 by the golden finger pin A22 of PCI Express X4 golden finger interface 102.
Said PCI Express differential received signal cabling 420 comprises, PERp2 (PCI Express Receiver Positive Lane2) signal and PERn2 (PCI Express Receiver Negative Lane 2) signal.
Wherein, the PERp2 signal is connected to the pin A6 of CPCI Express signal plug 103 by the golden finger pin A25 of PCI Express X4 golden finger interface 102.
Wherein, the PERn2 signal is connected to the pin B6 of CPCIExpress signal plug 103 by the golden finger pin A26 of PCI Express X4 golden finger interface 102.
Please with reference to accompanying drawing 4D; The layer 6 of said impedance control circuit plate 101 (L6); Be that signals layer 6 comprises the hot-swappable detection signal cabling 406 that exists ,+3.3V direct supply covers copper I413, PCI Express Reset signal lead 415; Wake# signal lead I 414; Difference reference clock (Reference clock) signal lead 418, PCI Express differential received (PCI Express Receiver Lane 0) signal 0 cabling 417, PCI Express differential received (PCI Express Receiver Lane 3) signal 3 cablings 416.
Said difference reference clock signal cabling 418 comprises a pair of difference reference clock signal REFCLK+ and REFCLK-.
Wherein, the REFCLK+ signal is connected to the pin E4 of CPCIExpress signal plug 103 by the golden finger pin A13 of PCI Express X4 golden finger interface 102.
Wherein, the REFCLK-signal is connected to the pin F4 of CPCIExpress signal plug 103 by the golden finger pin A14 of PCI Express X4 golden finger interface 102.
Said PCI Express differential received signal cabling 417 comprises, PERp0 (PCI Express Receiver Positive Lane0) signal and PERn0 (PCI Express Receiver Negative Lane 0) signal.
Wherein, the PERp0 signal is connected to the pin A5 of CPCI Express signal plug 103 by the golden finger pin A16 of PCIExpress X4 interface 102.
Wherein, the PERn0 signal is connected to the pin B5 of CPCIExpress signal plug 103 by the golden finger pin A17 of PCIExpress X4 golden finger interface 102.
Said PCI Express differential received signal cabling 416 comprises, PERp3 (PCI Express Receiver Positive Lane3) signal and PERn1 (PCI Express Receiver Negative Lane 3) signal.
Wherein, the PERp3 signal is connected to the pin A7 of CPCIExpress signal plug 103 by the golden finger pin A29 of PCI Express X4 golden finger interface 102.
Wherein, the PERn3 signal is connected to the pin B7 of CPCIExpress signal plug 103 by the golden finger pin A30 of PCI Express X4 golden finger interface 102.
The said hot-swappable detection signal cabling 406 that exists comprises the PRSNT1# signal, PRSNT2# and PRSNT3# signal.
Wherein, the golden finger pin B17 (PRSNT2# signal) of the golden finger pin A1 (PRSNT1# signal) of PCIExpress X4 golden finger interface 102 and PCIExpress X4 interface 102 and B31 (PRSNT3#) signal interconnect through the hot-swappable detection signal cabling 406 that exists.
Said PCI Express Reset signal lead 415 comprises the PERST# signal.
Wherein, the PERST# signal is connected to the pin B4 of CPCIExpress signal plug 103 by the golden finger pin A11 of PCI Express X4 golden finger interface 102.
Said WAKE# signal lead I 414 comprises the WAKE# signal.
Wherein, the WAKE# signal is connected to the double plug 107 of looper by the golden finger pin B11 of PCI Express X4 golden finger interface 102.
Said+3.3V direct supply covers copper I 413 general+3.3V direct supplys and is sent to the double plug 108 of looper from the golden finger pin A9 and the A10 of PCI Express X4 golden finger interface 102.
Please with reference to accompanying drawing 3, said switching circuit board 105 profiles are rectangular, and thickness is 1.6mm, and contour dimension is with reference to Fig. 3, and dimensional data unit is mm.
Please with reference to accompanying drawing 7, said switching circuit board 105 is two layers of switching circuit board.
Wherein, the ground floor of said switching circuit board 105 (L1) is a signals layer 1, and the second layer (L2) is a signals layer 2.Every layer thickness is as shown in table 5 below.
| Level number | Type | Thickness (mils) |
| L1 | ? | 0.60 |
| ? | Central layer | 60.4 |
| L2 | ? | 060 |
Table 5
Please with reference to accompanying drawing 5A, the ground floor of said switching circuit board 105 (L1), comprise+the 12V direct supply covers copper 501, and+3.3V direct supply covers copper II 502.
Said+12V direct supply covers copper 501 general+12V direct supplys and is sent to the pin A3 of CPCI Express supply socket 104 and the pin B3 of CPCI Express supply socket 104 from double spring hole scoket 107.
Said+3.3V direct supply covers copper II 502 general+3.3V direct supplys and is sent to the pin C4 of CPCI Express supply socket 104, the pin E4 of the pin D4 of CPCI Express supply socket 104 and CPCI Express supply socket 104 from double spring hole scoket 107.
Please with reference to accompanying drawing 5B, the ground floor of said switching circuit board 105 (L1) comprises that GND covers copper 503, WAKE# signal lead II 504.
Said WAKE# signal lead II 504 is connected to the pin D2 of CPCI Express supply socket 104 by double spring hole scoket 107.
Please with reference to accompanying drawing 1B, the installation steps of the said adapter that is used for PCI Express X4 to CPCI Express X4 are following:
CPCI Express signal plug 103 and the double plug 108 of looper are welded to respectively on the impedance control circuit plate 101.
CPCI Express supply socket 104 and double spring hole scoket 107 are welded to respectively on the switching circuit board 105.
Through contiguous block 109 and M2 screw 111 switching circuit board 105 and impedance control circuit plate 101 are connected and fixed.
Through M3 screw 110 impedance control circuit plate 101 and baffle plate 106 are connected and fixed.
Claims (11)
1. adapter that is used for PCI Express X4 to CPCI Express X4, it is characterized in that: it comprises impedance control circuit plate, switching circuit board, PCI Express interface, CPCI Express signal plug, CPCI Express supply socket, double spring hole scoket, the double plug of looper, contiguous block and baffle plate; Impedance control circuit plate profile is L-shaped; Its top edge is crimped with CPCI Express signal plug and switching circuit board; Its underpart edge placement has PCI Express interface; The middle part of taking back of impedance control circuit plate is furnished with the double plug of looper, and the double plug of CPCI Express supply socket and looper is installed on the switching circuit board, and this contiguous block links together impedance control circuit plate and switching circuit board vertical fixing through screw; This baffle plate one side is connected with the impedance control circuit plate, and opposite side is connected and fixed through screw and computer cabinet edge;
This impedance control circuit plate, in order to the low-swing difference signal among high speed, low-loss, short distance the is liftoff transmission PCI Express X4 to CPCI Express X4 signal plug;
This switching circuit board, it is installed in the top edge of impedance control circuit plate through the contiguous block vertical fixing;
This PCI Express interface, it is positioned at the lower edge of impedance control circuit plate, in order to carry out physical connection with PCI Express X4 slot, transmits signal and power supply;
This CPCI Express signal plug, it is positioned at the top edge of impedance control circuit plate, in order to CPCI ExpressX4 in the XP3 Signal plug carry out physical connection, transmit signal;
This CPCI Express supply socket, it is installed on the switching circuit board, in order to CPCI Express X4 in the XP4 attaching plug carry out physical connection, transmit power supply;
This double spring hole scoket, it is positioned at the top of impedance control circuit plate, in order to transmit power supply;
The double plug of this looper, it is installed on the switching circuit board, in order to the impedance control circuit plate on double spring hole scoket be connected, transmit power supply;
This contiguous block, it links together impedance control circuit plate and switching circuit board vertical fixing through screw;
This baffle plate, a side is connected with the impedance control circuit plate, and opposite side can be connected and fixed through screw and computer cabinet edge.
2. a kind of adapter that is used for PCI Express X4 to CPCI Express X4 according to claim 1; It is characterized in that: described impedance control circuit plate is six layers and above multilayer circuit board; Its profile is L-shaped, and the length of its differential signal line is 2600mil less than 66mm.
3. a kind of adapter that is used for PCI Express X4 to CPCI Express X4 according to claim 1 is characterized in that: described impedance control circuit plate comprises two at least with reference to stratum and four signals layers.
4. a kind of adapter that is used for PCI Express X4 to CPCI Express X4 according to claim 1 is characterized in that: the difference characteristic impedance of differential signal line is 100 Ω ± 10 Ω in the described impedance control circuit plate.
5. a kind of adapter that is used for PCI Express X4 to CPCI Express X4 according to claim 1 is characterized in that: signal wire is 50 Ω ± 10 Ω to the single-ended characteristic impedance with reference to ground in the described impedance control circuit plate.
6. a kind of adapter that is used for PCI Express X4 to CPCI Express X4 according to claim 1 is characterized in that: two length differences that belong to the signal wire of a pair of differential signal are 5mil less than 0.127mm in the described impedance control circuit plate.
7. a kind of adapter that is used for PCI Express X4 to CPCI Express X4 according to claim 1 is characterized in that: the length difference between two different sendaisles is less than 2.54mm (100mil); Length difference between two different receiving cables is 100mil less than 2.54mm.
8. a kind of adapter that is used for PCI Express X4 to CPCI Express X4 according to claim 1 is characterized in that: described PCI Express interface is the PCI Express X4 golden finger interface of accord with PCI Express Card Electromechanical Specification Revision 1.0 standards.
9. a kind of adapter that is used for PCI Express X4 to CPCI Express X4 according to claim 1 is characterized in that: the power supply of described double spring hole scoket transmission comprises+and 12V and+3.3V direct supply.
10. a kind of adapter that is used for PCI Express X4 to CPCI Express X4 according to claim 1; It is characterized in that: the signal of CPCI Express signal plug transmission comprises reference clock differential signal RefClk+ and RefClk-at least, receives differential signal PERp0 and PERn0, PERp1 and PERn1, PERp2 and PERn2; PERp3 and PERn3, transmission differential signal PETp0 and PETn0; PETp1 and PETn1, PETp2 and PETn2, PETp3 and PETn3 and with reference to earth signal.
11. a kind of adapter that is used for PCI Express X4 to CPCI Express X4 according to claim 1 is characterized in that: the transmission differential signal PETp0 and the PETn0 of PCI Express X4 golden finger, PETp1 and PETn1; PETp2 and PETn2; PETp3 and PETn3, corresponding respectively reception differential signal pin 1PERp0 and the 1PER0 that is transferred to CPCI Express XP3 interface, 1PERp 1 and 1PERn2; 1PERp2 and 1PERn2,1PERp3 and 1PERn3; The reception differential signal PERp0 and the PERn0 of PCI Express X4 golden finger; PERp1 and PERn1, PERp2 and PERn2, PERp3 and PERn3; Corresponding respectively transmission differential signal pin 1PETp0 and the 1PETn0 that is transferred to CPCI Express XP3 interface; 1PETp1 and 1PETn2,1PETp2 and 1PETn2,1PETp3 and 1PETn3.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210083292.0A CN102650979B (en) | 2012-03-27 | 2012-03-27 | Adapting card for peripheral component interface (PCI) Express X4 to compact peripheral component interconnect (CPCI) Express X4 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210083292.0A CN102650979B (en) | 2012-03-27 | 2012-03-27 | Adapting card for peripheral component interface (PCI) Express X4 to compact peripheral component interconnect (CPCI) Express X4 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102650979A true CN102650979A (en) | 2012-08-29 |
| CN102650979B CN102650979B (en) | 2015-02-11 |
Family
ID=46692987
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210083292.0A Expired - Fee Related CN102650979B (en) | 2012-03-27 | 2012-03-27 | Adapting card for peripheral component interface (PCI) Express X4 to compact peripheral component interconnect (CPCI) Express X4 |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102650979B (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102968362A (en) * | 2012-11-21 | 2013-03-13 | 浪潮电子信息产业股份有限公司 | Method for detecting integrity of PCIE (peripheral component interface express) equipment in system start-up process |
| CN103473205A (en) * | 2013-09-13 | 2013-12-25 | 北京浩正泰吉科技有限公司 | Adapter card for converting PCI Express X2 into CPCI Express X2 |
| CN104281220A (en) * | 2014-09-29 | 2015-01-14 | 北京航空航天大学 | 6U CPCI Express adapter used for mounting PCI Express board card |
| CN105320631A (en) * | 2014-11-25 | 2016-02-10 | 天津市英贝特航天科技有限公司 | Converter for converting computer interface to CPCI (Compact Peripheral Component Interconnect) interface |
| CN107870881A (en) * | 2016-09-23 | 2018-04-03 | 伊姆西Ip控股有限责任公司 | A kind of adapter used in storage device |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040246982A1 (en) * | 2003-06-06 | 2004-12-09 | Sun Microsystems, Inc. | Methods and apparatus for configuring a packet switching (PS) backplane to support various configurations |
| US20070147011A1 (en) * | 2005-12-22 | 2007-06-28 | The Boeing Company | Methods and apparatus for a redundant board assembly |
| CN101923530A (en) * | 2010-08-17 | 2010-12-22 | 北京航空航天大学 | Adapter card from PCI (Peripheral Component Interconnect) Express X1 to CPCI (Compact Peripheral Component Interconnect) Express X1 |
-
2012
- 2012-03-27 CN CN201210083292.0A patent/CN102650979B/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040246982A1 (en) * | 2003-06-06 | 2004-12-09 | Sun Microsystems, Inc. | Methods and apparatus for configuring a packet switching (PS) backplane to support various configurations |
| US20070147011A1 (en) * | 2005-12-22 | 2007-06-28 | The Boeing Company | Methods and apparatus for a redundant board assembly |
| CN101923530A (en) * | 2010-08-17 | 2010-12-22 | 北京航空航天大学 | Adapter card from PCI (Peripheral Component Interconnect) Express X1 to CPCI (Compact Peripheral Component Interconnect) Express X1 |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102968362A (en) * | 2012-11-21 | 2013-03-13 | 浪潮电子信息产业股份有限公司 | Method for detecting integrity of PCIE (peripheral component interface express) equipment in system start-up process |
| CN103473205A (en) * | 2013-09-13 | 2013-12-25 | 北京浩正泰吉科技有限公司 | Adapter card for converting PCI Express X2 into CPCI Express X2 |
| CN104281220A (en) * | 2014-09-29 | 2015-01-14 | 北京航空航天大学 | 6U CPCI Express adapter used for mounting PCI Express board card |
| CN104281220B (en) * | 2014-09-29 | 2017-12-05 | 北京航空航天大学 | A kind of 6U CPCI Express adapters for being used to install PCI Express boards |
| CN105320631A (en) * | 2014-11-25 | 2016-02-10 | 天津市英贝特航天科技有限公司 | Converter for converting computer interface to CPCI (Compact Peripheral Component Interconnect) interface |
| CN107870881A (en) * | 2016-09-23 | 2018-04-03 | 伊姆西Ip控股有限责任公司 | A kind of adapter used in storage device |
| CN107870881B (en) * | 2016-09-23 | 2021-04-16 | 伊姆西Ip控股有限责任公司 | Adapter card used in storage device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102650979B (en) | 2015-02-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101923530B (en) | Adapter card from PCI (Peripheral Component Interconnect) Express X1 to CPCI (Compact Peripheral Component Interconnect) Express X1 | |
| EP3260989B1 (en) | Peripheral component interconnect express (pcie) card having multiple pcie connectors | |
| CN203870529U (en) | Universal serial bus server | |
| CN102650979B (en) | Adapting card for peripheral component interface (PCI) Express X4 to compact peripheral component interconnect (CPCI) Express X4 | |
| CN103460200B (en) | For the socket designs of flexible easily extensible system architecture | |
| US20170172007A1 (en) | Multi-slot plug-in card | |
| CN102650978B (en) | Adapting card for peripheral component interface (PCI) Express X16 to compact peripheral component interconnect (CPCI) Express X16 | |
| CN208044474U (en) | Mainboard and computer device | |
| JP2007172580A (en) | Connector, system and installation method for electronic device (pci express connector) | |
| CN102708085B (en) | Adapter card for PCI (peripheral component interconnect ) Express X8 to CPCI (compact peripheral component interconnect ) Express X8 | |
| CN104752851B (en) | A kind of system | |
| CN101894055A (en) | Method for realizing blade mainboard interface with redundancy function | |
| CN101782879A (en) | Signal conversion device of all-in-one serial bus connector | |
| CN104281220B (en) | A kind of 6U CPCI Express adapters for being used to install PCI Express boards | |
| CN210627095U (en) | General ruggedized computer that contains various bus motherboards | |
| CN101436744B (en) | Connection port integration module and electronic device with the same | |
| US10420219B1 (en) | Printed circuit board adaptable for multiple interconnection slots | |
| CN103473205A (en) | Adapter card for converting PCI Express X2 into CPCI Express X2 | |
| CN205353855U (en) | Embedded computer main board | |
| CN105278622A (en) | Adapter card for 3U CPCI-E x8 bus interface | |
| CN214256754U (en) | PCB connecting plate module for data synchronization of fault-tolerant computer | |
| CN105138077B (en) | Computer | |
| CN204925880U (en) | Backplate of communicating at a high speed based on CPCI standard | |
| US20140049900A1 (en) | Electronic device with circuit board connecting structure | |
| CN102933022B (en) | Printed circuit board (PCB) with high-speed differential signal wiring structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20150211 Termination date: 20180327 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |