CN102594683A - Special network switching method and equipment with synchronous digital hierarchy (SDH) network accurate clock synchronization function - Google Patents
Special network switching method and equipment with synchronous digital hierarchy (SDH) network accurate clock synchronization function Download PDFInfo
- Publication number
- CN102594683A CN102594683A CN2012100357467A CN201210035746A CN102594683A CN 102594683 A CN102594683 A CN 102594683A CN 2012100357467 A CN2012100357467 A CN 2012100357467A CN 201210035746 A CN201210035746 A CN 201210035746A CN 102594683 A CN102594683 A CN 102594683A
- Authority
- CN
- China
- Prior art keywords
- network
- interface
- time
- message
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 16
- 230000001360 synchronised effect Effects 0.000 title abstract description 11
- 230000005540 biological transmission Effects 0.000 claims abstract description 12
- 238000006243 chemical reaction Methods 0.000 claims description 21
- 239000013078 crystal Substances 0.000 claims description 3
- 230000009466 transformation Effects 0.000 claims description 2
- 238000012545 processing Methods 0.000 abstract description 2
- 238000012546 transfer Methods 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 4
- 238000005070 sampling Methods 0.000 description 4
- 238000004891 communication Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
Images
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
- Emergency Protection Circuit Devices (AREA)
- Small-Scale Networks (AREA)
Abstract
The invention discloses a special network switching method with a synchronous digital hierarchy (SDH) network accurate clock synchronization function. A master clock in a master substation of a power grid transmits a network clock synchronization message consistent with an institute of electrical and electronic engineers (IEEE)-1588 protocol, and the network clock synchronization message is transmitted to each satellite substation through an Ethernet over SDH (EOS) switch. In each satellite substation, an SDH over Ethernet switch converts the network clock synchronization message into a transmission message consistent with an Ethernet protocol, wherein the switch comprises an internal central processing unit (CPU) and a layer-3 network switching chip, and realizes the data exchange of the Ethernet, and the configuration (selection of adoption of an EOS chip) of each data exchange interface of the Ethernet realizes EOS switching. A data interface of the network switching chip is a reduced gigabit media independent interface (RGMII), and an output interface of the EOS chip is a serializer/deserializer (Serees) interface. A field programmable gate array (FPGA) receives data from the RGMII and the Serdes interface to realize the 1-microsecond accurate clock synchronization.
Description
Technical field
The invention belongs to field of data exchange, relate to possess the SDH network accurately to the time function dedicated network switching method and equipment, the present invention the power system network precise synchronization to the time in be applied.
Background technology
Along with the development of mechanics of communication, and the demand of intelligent grid development, wide area protection grows up gradually, but the problem that wide area protection must solve is exactly real-time Data Transmission and exact time synchronization between each transformer station that disperses.SDH network during data link passage between present most transformer station is used for the transfer of data such as scheduler routine transfer of data, picture control transmission, operation maintenance management of electric power system.Because distance between each transformer station, it is wide to distribute, and lays the real-time data channel that is specifically designed to wide area protection in a short time again so be difficult in, though with the current SDH network upgrade become to possess network accurately to the time function also need expend time in and huge fund.How on the current SDH network, to realize the synchronous acquisition of the real time data of each transformer station, the key technology that transmission just becomes the wide area protection system.What inner merge cells, intelligent terminal and the wide area protection device data transmission channel of each transformer station all adopted at present is the real-time ethernet technology; This technical realization based on Ethernet accurately to the time ripe; But the Ethernet in how will standing accurately to the time and SDH network (Synchronous Digital Hierarchy; Synchronous digital system network; With the transmission of multiple connection, circuit and function of exchange combines together and transmit network by the integrated information of united net management system operation) combine, become realize the wide area protection system accurately to the time one of difficult point.The real time data of each transformer station is focused on data switching equipment of wide area protection equipment needs; And for realize network accurately to the time; This network switching equipment must possess the auxiliary clocking capability of hardware of IEEE-1588; This function be used for accurately record to the time " residence time " and the communication delay of message the time through switch so that to the time calculate in these times deductions.The switch comparative maturity that possesses the auxiliary clocking capability of hardware of IEEE-1588 at present.It is also more commonly used to convert Ethernet data the conversion equipment (ethernet over SDH is called for short EOS, based on the ethernet ring network of SDH) of SDH data into simultaneously.Just converting Ethernet data into the SDH channel data can realize from the angle of transmission; But delay that in this transfer process, is brought and delay jitter all do not calculate at all EOS equipment, though calculate simultaneously also be difficult to join network accurately to the time message in.In view of present technology status and actual wide area protection system requirements; The present invention is integrated in EOS in the switch; And through FPGA will to the time message note from the time that Ethernet is transformed into the SDH message, and pass to CPU, so as network accurately to the time calculate in deduction.
Summary of the invention
The objective of the invention is; Proposition possess the SDH network accurately to the time function dedicated network switching method and equipment; Propose one and have network interface with SDH, and can be implemented in utilize on the SDH network IEEE-1588 agreement realize between transformer station network accurately to the time private branch exchange system.This switch possesses the network interface of 24 Gbit, and these interfaces can be realized Ethernet interface, also can realize the interface of SDH.Not only realize the exchange of network data in switch inside, and write down transmission delay, processing delay and EOS (the ethernet over SDH) transfer lag of accurate network data.Through these delays of accurate record, we can be according to IEEE-1588 agreement (the precision interval clock synchronous protocol standard of network measure and control system), the network between each transformer station that realizes disperseing through the SDH network accurately to the time.To the time precision reach 1 μ s.Thereby satisfy the demand of wide area protection system to each transformer station's synchronized sampling.
The present invention realizes through following technical scheme: possess the SDH network accurately to the time function the dedicated network switching method; Master clock in the power transformation main website of electrical network; The network that transmission meets the IEEE-1588 agreement to the time message; Then through can realizing the switch (transducer) of Ethernet to the SDH network switch, with network to the time message send to each sub-transformer station; In each sub-transformer station, through the SDH network switch be Ethernet switch with network to the time message convert the transmission message of Ethernet protocol into, performing step of the present invention is following:
Switch comprises the exchanges data of innernal CPU and three-layer network exchange chip (Broadcom 56520) realization Ethernet; The data exchange interface of each Ethernet configuration simultaneously (selecting whether to adopt the EOS chip) realizes the EOS conversion, and the conversion of EOS is that the Gbit that the DS33M30 through MAXIMM realizes changes to OC-3/STM-1 data (155.52M speed); The data-interface of layer network exchange chip is RGMII interface (media interface between ethernet mac and the PHY, single worker are a common high-speed serial signals), and the latter is the general programmable serial line interface; The difference input and output), the EOS conversion chip is output as the Serdes interface, and FPGA is through the data of reception RGMII interface and the data of Serdes interface; Judge whether be IEEE-1588 to the time message; And note the reception precise time, calculate the consolidated network message and be input to the time delay that Serdes exports, and give innernal CPU through data bus interface from the RGMII interface; CPU notes this delay; The method of the employing IEEE-1588 agreement through subsequently sends the follow-up message through network, thus in calculating subsequently this time of deduction, accomplish network accurately to the time;
(1) during the exchanges data of Ethernet receive network to the time message to the time master clock SYNC to the time message after; Time of reception through switch innernal CPU recorded message stabs t1; According to configuration and Interface status the SYNC message is forwarded to each interface then, the three-layer network exchange chip is noted the timestamp t2 of the SYNC message of forwarding from each network interface output simultaneously;
According to interface configuration, convert part Ethernet message into the OC-3/STM-1 interface through the EOS chip when (2) exchanging, FPGA notes the timestamp t3 and the t4 of message simultaneously through the Serdes interface packets that receives network interface message and EOS simultaneously; Output to then on the SDH network;
(3) innernal CPU of switch stabs t3 and t4 through the time of reception that the timestamp that reads exchange chip and note and FPGA note; Through calculate (t2-t1)+(t4-t3) as network to the time message SYNC at the inner residence time of switch.(time of why adopting exchange chip and FPGA to write down respectively separately is because the time crystals with different of the employing of two chips.) fill in the follow-up message subsequently, send on the network;
(4) after the FPGA of switch listened to the pdelay message request of other network interface that directly links to each other with exchange interface at the Serdes interface, the method for writing time was consistent with the SYNC message.
It is inner that the present invention is integrated into the EPA switch with EOS conversion, and can accurately calculate the delay of EOS conversion, thus guaranteed based on the network of SDH accurately to the time precision.The conventional way relative with the present invention is that EOS equipment is hung over outward outside the switch, and switch can't obtain the transfer lag of EOS like this, and this postpones different according to the difference of equipment and scheme, and the degree of shake is difference also.Minimum also reaches the microsecond level.Network accurately to the time calculating in, if can not accurately measure this delay and note, network accurately to the time calculate in deduction; Can not realize 1us to the time precision; To the time precision will be divergent state, and can not restrain, to the time precision generally all in the millisecond rank.Millisecond to the time precision can not satisfy the requirement of the synchronized sampling of wide area protection system.
Possess the SDH network accurately to the time function the dedicated network switching equipment; Comprise the chip of the network data exchange of innernal CPU, Ethernet PHY chip and three-layer network exchange chip (Broadcom 56520) realization Ethernet, realize the EOS conversion chip that EOS changes, the data-interface of network data exchange chip is the RGMII interface; The EOS conversion chip is output as the Serdes interface; FPGA is set through the data of reception RGMII interface and the data of Serdes interface, calculates the consolidated network message and be input to the time delay that Serdes exports, and give innernal CPU through data bus interface from the RGMII interface; CPU notes this delay; The method of the employing IEEE-1588 agreement through subsequently sends the follow-up message through network, thus in calculating subsequently this time of deduction, accomplish network accurately to the time; CPU is connected through pci bus with FPGA, exchange chip; The EOS conversion chip is connected RGMII interface and Serdes interface with the PHY chip.
Adopt three-layer network exchange chip (Broadcom 56520) to realize the exchanges data of maximum 24 Gbit Ethernets; Simultaneously whether each interface can a selection of configuration realize the EOS conversion, and the conversion of EOS is that the Gbit that realizes of the DS33M30 through MAXIMM is to the OC-3/STM-1 data transaction.The interface of exchange chip data is the RGMII interface, and the EOS conversion chip is output as the Serdes interface, and FPGA is through the data of reception RGMII interface and the data of Serdes interface; Judge whether be IEEE-1588 to the time message; And note the reception precise time, calculate the consolidated network message and be input to the time delay that Serdes exports, and give the switch innernal CPU through data bus interface from the RGMII interface; CPU notes this delay; The follow-up message of IEEE-1588 through subsequently sends through network, thus in calculating subsequently this time of deduction, accomplish network accurately to the time.
Beneficial effect of the present invention is: the invention provides a kind of each transformer station of can on the SDH network, realizing and realize the private branch exchange system of exact time synchronization, with the demand of the real-time synchronized sampling that satisfies the wide area protection system.The advantage of this private branch exchange system is exactly can be implemented under the prerequisite that need not transform the current SDH network just can realize the precision net time synchronized, satisfies the requirement of the continuous operation of wide area protection system.
Description of drawings
Fig. 1 possess the SDH network accurately to the time function the dedicated network switch realize block diagram.
Embodiment
Through specific embodiment the present invention is made further detailed description below, following examples are descriptive, are not determinate, can not limit protection scope of the present invention with this.
Enforcement of the present invention may further comprise the steps:
(1). switch receive to the time master clock SYNC to the time message after; Time of reception through the CPU recorded message in the switch stabs t1; According to configuration and Interface status the SYNC message is forwarded to each interface then, exchange chip is noted the timestamp t2 of the sync message of forwarding from each network interface output simultaneously.
(2). switch converts part Ethernet message into the OC-3/STM-1 interface through the EOS chip according to configuration, and FPGA notes the timestamp t3 and the t4 of message simultaneously through the Serdes interface packets that receives network interface message and EOS simultaneously.Output to then on the SDH network.
(3) CPU of switch stabs t3 and t4 through the time of reception that the timestamp that reads exchange chip and note and FPGA note.Through calculate (t2-t1)+(t4-t3) as network to the time message SYNC at the inner residence time of switch.(time of why adopting exchange chip and FPGA to write down respectively separately is because the time crystals with different of the employing of two chips).Fill in the follow-up message subsequently, send on the network.
(4) after the FPGA of switch listened to the pdelay message request of other network interface that directly links to each other with exchange interface at the Serdes interface, the method for writing time was consistent with the SYNC message.
(5) maximum characteristic of the present invention is that EOS conversion is integrated into the EPA switch is inner, and can accurately calculate the delay of EOS conversion, thus guaranteed based on the network of SDH accurately to the time precision.The conventional way relative with the present invention is that EOS equipment is hung over outward outside the switch, and switch can't obtain the transfer lag of EOS like this, and this postpones different according to the difference of equipment and scheme, and the degree of shake is difference also.Minimum also reaches delicate level.Network accurately to the time calculating in, if can not accurately measure this delay and note, network accurately to the time calculate in deduction; Can not realize 1us to the time precision; To the time precision will be divergent state, and can not restrain, to the time precision generally all in the millisecond rank.Millisecond to the time precision can not satisfy the requirement of the synchronized sampling of wide area protection system.
Claims (3)
1. possess the SDH network accurately to the time function the dedicated network switching method; It is characterized in that the master clock in the power transformation main website of electrical network; The network that transmission meets the IEEE-1588 agreement to the time message; Then through can realizing the switch of Ethernet to the SDH network switch, with network to the time message send to each sub-transformer station; In each sub-transformer station; Through the SDH network switch be Ethernet switch with network to the time message convert the transmission message of Ethernet protocol into: said switch comprises that innernal CPU and three-layer network exchange chip realize the exchanges data of Ethernet; Simultaneously whether the data exchange interface selection of configuration of each Ethernet adopts EOS (Ethernet over SDH) chip to realize the EOS conversion, and the conversion of EOS is that the Gbit that the DS33M30 through MAXIMM realizes changes to OC-3/STM-1 data (155.52M speed); The data-interface of network exchanging chip is the RGMII interface, and the EOS conversion chip is output as the Serdes interface, and FPGA is through the data of reception RGMII interface and the data of Serdes interface; Judge whether be IEEE-1588 to the time message; And note the reception precise time, calculate the consolidated network message and be input to the time delay that Serdes exports, and give innernal CPU through data bus interface from the RGMII interface; CPU notes this delay; The method of the employing IEEE-1588 agreement through subsequently sends the follow-up message through network, thus in calculating subsequently this time of deduction, accomplish network accurately to the time;
(1) during the exchanges data of Ethernet receive network to the time message to the time master clock SYNC to the time message after; Time of reception through switch innernal CPU recorded message stabs t1; According to configuration and Interface status the SYNC message is forwarded to each interface then, the three-layer network exchange chip is noted the timestamp t2 of the SYNC message of forwarding from each network interface output simultaneously;
(2) during exchanges data according to configuration, convert part Ethernet message into the OC-3/STM-1 interface through the EOS chip, FPGA notes the timestamp t3 and the t4 of message simultaneously through the Serdes interface packets that receives network interface message and EOS simultaneously; Output to then on the SDH network;
(3) innernal CPU of switch stabs t3 and t4 through the time of reception that the timestamp that reads exchange chip and note and FPGA note; Through calculate (t2-t1)+(t4-t3) as network to the time message SYNC at the inner residence time of switch;
(time of why adopting exchange chip and FPGA to write down respectively separately is because the time crystals with different of the employing of two chips); Fill in the follow-up message subsequently, send on the network.
2. according to claim 1 possess the SDH network accurately to the time function the dedicated network switching method; After the FPGA that it is characterized in that switch listened to the pdelay message request of other network interface that directly links to each other with exchange interface at the Serdes interface, the method for writing time was consistent with the SYNC message.
3. according to claim 1 possess the SDH network accurately to the time function the dedicated network switching equipment; It is characterized in that comprising that innernal CPU, Ethernet PHY chip and three-layer network exchange chip realize the chip of the network data exchange of Ethernet, realize the EOS conversion chip of EOS conversion, FPGA; The data-interface of network data exchange chip is the RGMII interface; The EOS conversion chip is output as the Serdes interface, FPGA is set through the data of reception RGMII interface and the data of Serdes interface, and gives innernal CPU through data bus interface; CPU notes this delay; The method of the employing IEEE-1588 agreement through subsequently sends the follow-up message through network, thus in calculating subsequently this time of deduction, accomplish network accurately to the time; CPU is connected through pci bus with FPGA, exchange chip; The EOS conversion chip is connected RGMII interface and Serdes interface with Ethernet PHY chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2012100357467A CN102594683B (en) | 2012-02-17 | 2012-02-17 | Special network switching method and equipment with synchronous digital hierarchy (SDH) network accurate clock synchronization function |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2012100357467A CN102594683B (en) | 2012-02-17 | 2012-02-17 | Special network switching method and equipment with synchronous digital hierarchy (SDH) network accurate clock synchronization function |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102594683A true CN102594683A (en) | 2012-07-18 |
| CN102594683B CN102594683B (en) | 2013-12-25 |
Family
ID=46482899
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2012100357467A Active CN102594683B (en) | 2012-02-17 | 2012-02-17 | Special network switching method and equipment with synchronous digital hierarchy (SDH) network accurate clock synchronization function |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102594683B (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104378257A (en) * | 2014-11-07 | 2015-02-25 | 国家电网公司 | Implementation system and method for delay informing during intelligent substation process level network switching |
| CN104660360A (en) * | 2015-02-03 | 2015-05-27 | 电信科学技术第五研究所 | Ethernet data and multi-channel E1 data processing method and system |
| WO2015172398A1 (en) * | 2014-05-16 | 2015-11-19 | 北京东土科技股份有限公司 | Method and apparatus for acquiring packet transmission delay |
| CN106160226A (en) * | 2016-07-28 | 2016-11-23 | 全球能源互联网研究院 | A kind of method of precision when improving intelligent substation PTP pair |
| CN107612650A (en) * | 2017-08-10 | 2018-01-19 | 国家电网公司 | Message processing method and system |
| CN110311746A (en) * | 2019-06-19 | 2019-10-08 | 北京恒光信息技术股份有限公司 | Low-order virtual concatenation alignment schemes and device |
| CN114070386A (en) * | 2022-01-17 | 2022-02-18 | 成都国星宇航科技有限公司 | Satellite-borne Ethernet communication system |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101299749A (en) * | 2007-04-30 | 2008-11-05 | 华为技术有限公司 | Method and apparatus for transferring clock between networks |
| CN101557258A (en) * | 2009-02-27 | 2009-10-14 | 工业和信息化部通信计量中心 | Method for using synchronous digital hierarchy (SDH) to realize high-accuracy time synchronization, system and time delay measuring device |
| CN101582733A (en) * | 2009-06-18 | 2009-11-18 | 中兴通讯股份有限公司 | Method and system for realizing high precision time synchronization among SDH equipment |
-
2012
- 2012-02-17 CN CN2012100357467A patent/CN102594683B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101299749A (en) * | 2007-04-30 | 2008-11-05 | 华为技术有限公司 | Method and apparatus for transferring clock between networks |
| CN101557258A (en) * | 2009-02-27 | 2009-10-14 | 工业和信息化部通信计量中心 | Method for using synchronous digital hierarchy (SDH) to realize high-accuracy time synchronization, system and time delay measuring device |
| CN101582733A (en) * | 2009-06-18 | 2009-11-18 | 中兴通讯股份有限公司 | Method and system for realizing high precision time synchronization among SDH equipment |
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2015172398A1 (en) * | 2014-05-16 | 2015-11-19 | 北京东土科技股份有限公司 | Method and apparatus for acquiring packet transmission delay |
| WO2016070828A1 (en) * | 2014-11-07 | 2016-05-12 | 国家电网公司 | Method and system for implementing time-delay informing during process-level network switching of intelligent transformer substation |
| CN104378257A (en) * | 2014-11-07 | 2015-02-25 | 国家电网公司 | Implementation system and method for delay informing during intelligent substation process level network switching |
| CN104660360A (en) * | 2015-02-03 | 2015-05-27 | 电信科学技术第五研究所 | Ethernet data and multi-channel E1 data processing method and system |
| CN104660360B (en) * | 2015-02-03 | 2017-05-03 | 电信科学技术第五研究所 | Ethernet data and multi-channel E1 data processing method and system |
| CN106160226B (en) * | 2016-07-28 | 2022-04-29 | 全球能源互联网研究院 | Method for improving PTP time synchronization precision of intelligent substation |
| CN106160226A (en) * | 2016-07-28 | 2016-11-23 | 全球能源互联网研究院 | A kind of method of precision when improving intelligent substation PTP pair |
| CN107612650A (en) * | 2017-08-10 | 2018-01-19 | 国家电网公司 | Message processing method and system |
| CN107612650B (en) * | 2017-08-10 | 2019-04-09 | 国家电网公司 | Message processing method and system |
| CN110311746A (en) * | 2019-06-19 | 2019-10-08 | 北京恒光信息技术股份有限公司 | Low-order virtual concatenation alignment schemes and device |
| CN110311746B (en) * | 2019-06-19 | 2020-11-27 | 北京恒光信息技术股份有限公司 | Low-order virtual cascade alignment method and device |
| CN114070386A (en) * | 2022-01-17 | 2022-02-18 | 成都国星宇航科技有限公司 | Satellite-borne Ethernet communication system |
| CN114070386B (en) * | 2022-01-17 | 2022-04-26 | 成都国星宇航科技有限公司 | Satellite-borne Ethernet communication system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102594683B (en) | 2013-12-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102594683B (en) | Special network switching method and equipment with synchronous digital hierarchy (SDH) network accurate clock synchronization function | |
| WO2020135857A1 (en) | Time synchronization method, system and device, and storage medium | |
| CN101741853B (en) | Method for synchronizing clock time, line card veneer and network equipment | |
| CN101547083B (en) | Time synchronizer, time synchronization system and time synchronization method | |
| CN102215103B (en) | System and method for converting upstream impulse mode data to continuous mode data | |
| US20200195363A1 (en) | Packet Processing Method and Network Device | |
| CN104618208A (en) | Elastic data interaction comprehensive bus system | |
| JP2007228579A (en) | Interface apparatus for connecting master base station with radio remote unit | |
| WO2011120262A1 (en) | Time synchronization processing method and device | |
| CN110278065A (en) | A kind of method and apparatus of delay compensation | |
| CN106162860A (en) | The method and system of a kind of time synchronized, the network equipment | |
| WO2011088727A1 (en) | Method, equipment and system for time synchronization of passive optical network | |
| US11683150B2 (en) | Methods, apparatus and computer-readable media for synchronization over an optical network | |
| CN102546147B (en) | Method for realizing accurate network timing of wide-area protection system on basis of SDH (Synchronous Digital Hierarchy) network | |
| CN103684727A (en) | Time synchronization method and device of optical transport network asynchronous network | |
| CN104579623A (en) | Network time-setting system and method for secondary equipment of electric power system | |
| CN102932083A (en) | Microwave time synchronization method and device | |
| WO2013155944A1 (en) | Boundary clock, transparent clock, and method for clock transmission | |
| CN102916758A (en) | Ethernet time synchronization device and network equipment | |
| CN103441833A (en) | Method and system for synchronizing frequency of master unit and frequency of slave unit | |
| US9401878B2 (en) | Packet synchronization switching method and gateway device | |
| CN103684647A (en) | Time delay eliminating method and device for PTP data packet when converted between Ethernet and E1 protocol | |
| WO2016000423A1 (en) | Delay compensation method and device | |
| CN108429595A (en) | Switching equipment clock synchronization apparatus and method based on AS6802 standards | |
| WO2022222616A1 (en) | Clock synchronisation method, optical head end, and optical terminal |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| ASS | Succession or assignment of patent right |
Owner name: JINZHI SCIENCE AND TECHNOLOGY CO., LTD., JIANGSU S Free format text: FORMER OWNER: JINZHI SCIENCE AND TECHNOLOGY CO., LTD., JIANGSU Effective date: 20130105 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20130105 Address after: 150090 No. 301, Han River Road, Nangang District, Heilongjiang, Harbin Applicant after: Heilongjiang Power Co., Ltd. Applicant after: Jinzhi Science and Technology Co., Ltd., Jiangsu Applicant after: State Grid Corporation of China Address before: 150090 No. 301, Han River Road, Nangang District, Heilongjiang, Harbin Applicant before: Heilongjiang Power Co., Ltd. Applicant before: Jinzhi Science and Technology Co., Ltd., Jiangsu |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C53 | Correction of patent of invention or patent application | ||
| CB03 | Change of inventor or designer information |
Inventor after: Tian Xuefeng Inventor after: Zhao Jianzhong Inventor after: Liu Geng Inventor after: Xing Zhihui Inventor after: Wu Jie Inventor before: Zhao Jianzhong Inventor before: Liu Geng Inventor before: Xing Zhihui Inventor before: Wu Jie |
|
| COR | Change of bibliographic data |
Free format text: CORRECT: INVENTOR; FROM: ZHAO JIANZHONG LIU GENG XING ZHIHUI WU JIE TO: TIAN XUEFENG ZHAO JIANZHONGLIU GENG XING ZHIHUI WU JIE |