CN102542083A - Method for adjusting hierarchical unit ports based on connection relational tree - Google Patents

Method for adjusting hierarchical unit ports based on connection relational tree Download PDF

Info

Publication number
CN102542083A
CN102542083A CN2010106015182A CN201010601518A CN102542083A CN 102542083 A CN102542083 A CN 102542083A CN 2010106015182 A CN2010106015182 A CN 2010106015182A CN 201010601518 A CN201010601518 A CN 201010601518A CN 102542083 A CN102542083 A CN 102542083A
Authority
CN
China
Prior art keywords
port
unit
tree
subelement
annexation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2010106015182A
Other languages
Chinese (zh)
Other versions
CN102542083B (en
Inventor
宋晓辉
黄国勇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Pango Microsystems Co Ltd
Original Assignee
BEIJING JINGZHI YIDA TECHNOLOGY CO LTD
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BEIJING JINGZHI YIDA TECHNOLOGY CO LTD filed Critical BEIJING JINGZHI YIDA TECHNOLOGY CO LTD
Priority to CN201010601518.2A priority Critical patent/CN102542083B/en
Publication of CN102542083A publication Critical patent/CN102542083A/en
Application granted granted Critical
Publication of CN102542083B publication Critical patent/CN102542083B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

The invention discloses a method for adjusting hierarchical unit ports based on a connection relational tree, and belongs to the field of computer aided designs of integrated circuits. The invention aims to improve the efficiency for checking the consistency of a hierarchical layout and a logic graph, and provides the method for adjusting the hierarchical unit port based on the connection relational tree, so that the problem that ports of sub units are inconsistent can be solved accurately. The method comprises the following steps of: topologically sequencing according to an inclusion relation of respective units; processing the respective units according to an inverted sequence, setting pull-up markers of unit ports, and creating or updating the connection relation tree; processing the respective units according to a positive sequence, setting pull-down markers of the ports, and creating or updating the connection relation tree; and comparing hierarchical units in the layout and a theoretical chart table according to the inverted sequence, adjusting the number of the ports through the connection relation tree according to the consistency of the integrated ports participating in comparison, so that the ports are consistent, and updating the connection relation tree and starting to compare the units.

Description

Stratification unit port method of adjustment based on the annexation tree
Technical field
The present invention is a kind of stratification unit port method of adjustment based on the annexation tree, belongs to the integrated circuit CAD field, relates in particular to consistance (Layout vs.Schematic, LVS) validation problem of domain and logical diagram.
Background technology
Along with the raising of IC design level and technology, the scale of integrated circuit is increasing, and net table verification tool has been proposed increasingly high requirement.
In order to support the checking of more massive net table, and accomplish the checking flow process quickly, can adopt the net table comparative approach of stratification usually.In actual application, the part redundancy port does not exist in domain in the schematic diagram, and when stratification net table that obtains from layout extraction and schematic diagram net table were done compare operation, the port of subelement that comparison often will occur participating in was inconsistent.If do not adjust, will obtain wrong comparative result, and follow-up father unit will be broken up processing to unmatched unit relatively the time, make stratification relatively lose meaning.The present invention is directed to this situation, proposed the stratification unit port method of adjustment based on the annexation tree, the subelement that participation is compared can be accomplished the port adjustment fast and reach consistent.
Summary of the invention
The objective of the invention is to: a kind of stratification unit port method of adjustment is provided, so that stratification net table can be accomplished coupling more fast.
The invention is characterized in: according to the relation of inclusion topological sorting of each unit; Backward is handled each unit, be provided with the unit port can on carry mark, create simultaneously or upgrade the annexation tree; Positive sequence is handled each layer unit, and the down-drawable sign of each port is set, and creates simultaneously or renewal annexation tree; Backward compares the hierarchy unit in domain and the schematic diagram net table, according to the consistance situation of participating in port set relatively, sets the quantity of adjusting port through annexation, realizes that port is consistent, and upgrades annexation and set, and begins the unit then and compares.Utilize the present invention, can avoid participating in the subelement of comparison, and then this subelement is broken up processing when having avoided the comparison of father unit, improved whole net table execution efficient relatively because port is inconsistent can't accomplish comparison.
Description of drawings
Fig. 1 is net table unit topological relation figure.
Fig. 2 puts the tension state synoptic diagram on the unit port
Fig. 3 puts on each unit port to draw hierarchical structure and annexation tree
Fig. 4 is the port set figure that participates in comparing unit
The practical implementation step
(1) whole net table units are carried out topological sorting according to relation of inclusion, the father unit is preceding, subelement after.As shown in Figure 1, guarantee that subelement is after the father unit.
(2) backward is handled each subelement, be provided with the subelement port can on carry mark, detailed process is following:
1) add up the effective linking number in inside of this subelement all of the port, the state that effectively connects the port of the subelement that is meant its connection can not have can on carry sign;
2) if the effective linking number in the inside of certain port is 0, then be provided with can on carry sign, like port one 0 and port 2.The subtree that establishes a connection simultaneously is 30 and 32 like the subtree of port 38.
3) begin from the leaf unit, circulation carries out 1) and 2), up to the top layer unit.
(3) positive sequence is handled each subelement, and the down-drawable sign of each port is set, and detailed process is following:
1) adds up the effective linking number in inside of the inner netting twine of this subelement (comprising port);
2) if the effective linking number of certain netting twine is 1, if port and the down-drawable sign is arranged, or not port, the down-drawable sign of the corresponding port of the subelement that this netting twine connects then is set.Like netting twine 4 are ports, and effectively linking number is 1, if it has the down-drawable sign, then the down-drawable sign of port 22 needs to be provided with.And for example effective linking number of the netting twine of port one 6 connections is 0, and is not port, then 16 the down-drawable sign need be set; The subtree that establishes a connection simultaneously, the subtree node as 40 is 38 and 34.
3) circulation carries out 1) and 2), the unit that all possess subelement handled.
(4) backward compares domain net table and each corresponding unit of schematic diagram net table, and concrete steps are following:
1) port of rate of exchange Unit two set, the part of occuring simultaneously is consistent port, as 60, if this part port is carried or pull-down flags on having, then needs to remove;
2) for inconsistent part port, as 62 and 64, then upgrade and carry or pull-down flags according to the state of the subtree node of its annexation tree, if original sign is removed in its subtree node, then the sign of father node also needs to remove, otherwise keeps.The port that sign is removed thinks that then participation unit relatively is inconsistent owing to can't from this element, delete, and withdraws from comparison, and this port also is provided with mark, on his father's node updates, puts when drawing mark this node of deletion from relational tree; Do not remove if put on this node when drawing sign to upgrade, deleted marker then is set, promptly from the set of unit port, remove; If on carry sign; Then its incorrect marking removes, if pull-down flags, then need travel through in the relational sub-tree all nodes of relatively not crossing and deleted marker is set.
3) after the port adjustment unanimity, the net table of beginning unit relatively;
4) circulate 1) 2) and 3) relatively finish up to all unit.

Claims (5)

1. based on the stratification unit port method of adjustment of annexation tree, it is characterized in that may further comprise the steps: 1. according to the relation of inclusion topological sorting of each unit; 2. backward is handled each unit, be provided with the unit port can on carry mark, create simultaneously or upgrade the annexation tree; 3. positive sequence is handled each layer unit, and the down-drawable sign of each port is set, and creates simultaneously or renewal annexation tree; 4. backward compares the hierarchy unit in domain and the schematic diagram net table, according to the consistance situation of participating in port set relatively, sets the quantity of adjusting port through annexation, realizes that port is consistent, and upgrades annexation and set, and begins the unit then and compares.
2. subelement port method of adjustment according to claim 1 is characterized in that, 1. according to the relation of inclusion topological sorting of each unit, the father unit is preceding, subelement after.
3. subelement port method of adjustment according to claim 1 is characterized in that, 2. backward is handled each unit; Be provided with the unit port can on carry mark; If certain port is zero at the inner effective linking number of its subelement, then be provided with can on carry sign, create simultaneously or upgrade the annexation tree.
4. subelement port method of adjustment according to claim 1 is characterized in that, 3. positive sequence is handled each unit, and the down-drawable sign of each port is set.All netting twines in the processing unit are if effective linking number of certain netting twine, then is provided with the not down-drawable that is masked as of subelement port that this netting twine connects greater than 1; Effective linking number of certain bar netting twine is 1; If this unit port and have the down-drawable sign or be not port; Corresponding in addition subelement port does not have can not pull-down flags, and the down-drawable sign of the corresponding port of corresponding subelement then is set, and creates simultaneously or upgrades the annexation tree.
5. subelement port method of adjustment according to claim 1; It is characterized in that 4. backward compares the hierarchy unit in domain and the schematic diagram net table, according to the consistance situation of participating in port set relatively; Quantity through annexation tree adjustment port; The realization port is consistent, and upgrades the annexation tree, begins the unit then relatively.
CN201010601518.2A 2010-12-23 2010-12-23 Based on the Hierarchical Components port method of adjustment of annexation tree Active CN102542083B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201010601518.2A CN102542083B (en) 2010-12-23 2010-12-23 Based on the Hierarchical Components port method of adjustment of annexation tree

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201010601518.2A CN102542083B (en) 2010-12-23 2010-12-23 Based on the Hierarchical Components port method of adjustment of annexation tree

Publications (2)

Publication Number Publication Date
CN102542083A true CN102542083A (en) 2012-07-04
CN102542083B CN102542083B (en) 2015-12-02

Family

ID=46348962

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010601518.2A Active CN102542083B (en) 2010-12-23 2010-12-23 Based on the Hierarchical Components port method of adjustment of annexation tree

Country Status (1)

Country Link
CN (1) CN102542083B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106777416A (en) * 2015-11-20 2017-05-31 北京华大九天软件有限公司 The other version comparison method present of the schematic diagram based on topological relation

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6539525B1 (en) * 1999-10-06 2003-03-25 Samsung Electronics Co., Ltd. Layout verifying method for integrated circuit device
CN1760879A (en) * 2005-11-10 2006-04-19 复旦大学 Programmable method for automatic generating kernel domain
CN1892661A (en) * 2005-07-06 2007-01-10 北京中电华大电子设计有限责任公司 Algorithm based on equivalence class to resolve short-circuit problem in IILVS
US7464350B1 (en) * 2006-08-11 2008-12-09 Xilinx, Inc. Method of and circuit for verifying a layout of an integrated circuit device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6539525B1 (en) * 1999-10-06 2003-03-25 Samsung Electronics Co., Ltd. Layout verifying method for integrated circuit device
CN1892661A (en) * 2005-07-06 2007-01-10 北京中电华大电子设计有限责任公司 Algorithm based on equivalence class to resolve short-circuit problem in IILVS
CN1760879A (en) * 2005-11-10 2006-04-19 复旦大学 Programmable method for automatic generating kernel domain
US7464350B1 (en) * 2006-08-11 2008-12-09 Xilinx, Inc. Method of and circuit for verifying a layout of an integrated circuit device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106777416A (en) * 2015-11-20 2017-05-31 北京华大九天软件有限公司 The other version comparison method present of the schematic diagram based on topological relation
CN106777416B (en) * 2015-11-20 2019-11-15 北京华大九天软件有限公司 The other version comparison method present of schematic diagram based on topological relation

Also Published As

Publication number Publication date
CN102542083B (en) 2015-12-02

Similar Documents

Publication Publication Date Title
Viswanathan et al. FastPlace 3.0: A fast multilevel quadratic placement algorithm with placement congestion control
US7992123B2 (en) Method of engineering change to semiconductor circuit executable in computer system
CN103093038A (en) Updating method and updating device for bills of material (BOMs)
CN105138501A (en) Configurable dynamic report generating method and system
CN106649464A (en) Method of building Chinese address tree and device
CN103164388B (en) In a kind of layout files structured message obtain method and device
CN101488126B (en) Double-language sentence alignment method and device
CN102737108B (en) Method and device for processing flow diagram
CN109558159B (en) Method and device for updating user interface in game
CN107423295A (en) A kind of magnanimity address date intelligence fast matching method
CN110738019B (en) Method and device for repairing time sequence violation by utilizing automatic clustering of load units
CN110580393A (en) Method for quickly converging and establishing time after modification of gate-level netlist
CN103617124B (en) Flash memory management method and device
CN105447105A (en) NoSQL-based single field section index query method for distributed Internet of things data
CN102402631B (en) Method for comparing hierarchical net list of integrated circuit
CN1510737A (en) Physic design method for analog and radio frequency integrated circuit
CN103425751A (en) Linkage increment updating method of vector space data based on dependency
CN106250388A (en) A kind of method updating geography information with map making data that links
CN102542083A (en) Method for adjusting hierarchical unit ports based on connection relational tree
CN106802958A (en) Conversion method and system of the CAD data to GIS data
CN104992032A (en) Modification method for holding time in multi-voltage domain design
CN104036141A (en) Open computing language (OpenCL)-based red-black tree acceleration algorithm
CN116090101A (en) CATIA-based symmetrical part rapid modeling method
CN102385648B (en) Method and system for reducing congestion in chip design
CN109492014A (en) A kind of database model packet creation method, device and equipment

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
DD01 Delivery of document by public notice

Addressee: Beijing Jingzhi Yida Technology Co.,Ltd.

Document name: the First Notification of an Office Action

ASS Succession or assignment of patent right

Owner name: SHENZHEN PANGO MICROSYSTEMS CO., LTD.

Free format text: FORMER OWNER: BEIJING JINGZHI YIDA TECHNOLOGY CO., LTD.

Effective date: 20150421

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 100191 HAIDIAN, BEIJING TO: 518057 SHENZHEN, GUANGDONG PROVINCE

TA01 Transfer of patent application right

Effective date of registration: 20150421

Address after: 518057 Guangdong city of Shenzhen province Nanshan District high tech Industrial Park Road eight South South technology Howare Technology Building 16

Applicant after: SHENZHEN PANGO MICROSYSTEMS CO., LTD.

Address before: 100191 room 2, North 305, peony garden, Beijing, Haidian District

Applicant before: Beijing Jingzhi Yida Technology Co.,Ltd.

DD01 Delivery of document by public notice

Addressee: Huang Guoyong

Document name: Notification of Passing Examination on Formalities

C14 Grant of patent or utility model
GR01 Patent grant
C56 Change in the name or address of the patentee
CP01 Change in the name or title of a patent holder

Address after: 518057 Guangdong city of Shenzhen province Nanshan District high tech Industrial Park Road eight South South technology Howare Technology Building 16

Patentee after: Shenzhen Pango Microsystems Co., Ltd.

Address before: 518057 Guangdong city of Shenzhen province Nanshan District high tech Industrial Park Road eight South South technology Howare Technology Building 16

Patentee before: SHENZHEN PANGO MICROSYSTEMS CO., LTD.