CN102540535B - MVA liquid crystal display device - Google Patents

MVA liquid crystal display device Download PDF

Info

Publication number
CN102540535B
CN102540535B CN201010615688.6A CN201010615688A CN102540535B CN 102540535 B CN102540535 B CN 102540535B CN 201010615688 A CN201010615688 A CN 201010615688A CN 102540535 B CN102540535 B CN 102540535B
Authority
CN
China
Prior art keywords
liquid crystal
mva
via hole
transparent conductive
display device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201010615688.6A
Other languages
Chinese (zh)
Other versions
CN102540535A (en
Inventor
马骏
罗熙曦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Tianma Microelectronics Co Ltd
Original Assignee
Shanghai Tianma Microelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Tianma Microelectronics Co Ltd filed Critical Shanghai Tianma Microelectronics Co Ltd
Priority to CN201010615688.6A priority Critical patent/CN102540535B/en
Publication of CN102540535A publication Critical patent/CN102540535A/en
Application granted granted Critical
Publication of CN102540535B publication Critical patent/CN102540535B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Liquid Crystal (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Thin Film Transistor (AREA)

Abstract

本发明提供一种MVA像素结构和包含该MVA像素结构的液晶显示装置,该MVA像素结构设置于一基板上,其包括:至少两个透明导电块,所述透明导电块与所述基板之间设置有绝缘层,所述绝缘层具有第一过孔,所述各透明导电块之间通过所述第一过孔用导电材料进行电连接。本发明提供的MVA像素结构的畴与畴之间通过过孔用导电材料将电位导到各个透明导电(ITO)块,消除了亚稳态畴,进而消除了按压和电场引起的显示不均匀,最终实现了畴稳定。另外,利用该导电材料形成存储电容可提高像素开口率。

The present invention provides an MVA pixel structure and a liquid crystal display device containing the MVA pixel structure. The MVA pixel structure is arranged on a substrate, which includes: at least two transparent conductive blocks, and a gap between the transparent conductive block and the substrate An insulating layer is provided, and the insulating layer has a first via hole, and the transparent conductive blocks are electrically connected through the first via hole with a conductive material. The domains of the MVA pixel structure provided by the present invention lead the potential to each transparent conductive (ITO) block through the conductive material through the via hole, which eliminates the metastable domain, and then eliminates the display unevenness caused by pressing and electric field, Domain stabilization is finally achieved. In addition, using the conductive material to form a storage capacitor can increase the aperture ratio of the pixel.

Description

一种MVA液晶显示装置A kind of MVA liquid crystal display device

发明领域field of invention

本发明涉及一种MVA液晶显示装置。The invention relates to an MVA liquid crystal display device.

背景技术Background technique

液晶显示装置(LCD)由于其重量轻、体积小、厚度薄的特点,己广泛地被用在各种大中小尺寸的终端显示设备中。目前,市场对于液晶显示装置的性能要求朝着高对比度、高亮度、低色偏、快速响应、宽视野角等特性发展。目前能够实现宽视野角要求的技术主要有三种方式:扭转向列型液晶(TN)配上宽视角膜(WVF)液晶显示装置、共平面切换模式(IPS)液晶显示装置、多畴垂直取向(MVA,multi-domainvertical)液晶显示装置。其中MVA模式液晶显示装置由于在量产性和显示特性等方面的优越性,成为市场上主流的液晶显示装置。Liquid crystal display devices (LCDs) have been widely used in various terminal display devices of large, medium and small sizes due to their light weight, small volume, and thin thickness. At present, the performance requirements of the market for liquid crystal display devices are developing toward characteristics such as high contrast, high brightness, low color shift, fast response, and wide viewing angle. At present, there are three main ways to meet the requirements of wide viewing angle: twisted nematic liquid crystal (TN) coupled with wide viewing angle film (WVF) liquid crystal display device, in-plane switching mode (IPS) liquid crystal display device, multi-domain vertical alignment ( MVA, multi-domain vertical) liquid crystal display device. Among them, the MVA mode liquid crystal display device has become the mainstream liquid crystal display device in the market due to its superiority in mass production and display characteristics.

MVA方式的液晶显示装置,当电压关闭、即像素索电极和对直电极(也称作公共电极)之间的电位差是0时,液晶分子相对于基板平面垂直地取向,当电压最大时,相对于基板平面平行地取向。另外,在MVA方式的液晶显示装置中,电压关闭时为黑显示,电压最大时为白显示。In the MVA liquid crystal display device, when the voltage is turned off, that is, when the potential difference between the pixel cable electrode and the opposite electrode (also called the common electrode) is 0, the liquid crystal molecules are aligned vertically relative to the substrate plane, and when the voltage is maximum, Oriented parallel to the plane of the substrate. In addition, in the MVA type liquid crystal display device, black display is performed when the voltage is off, and white display is performed when the voltage is maximum.

另外,在MVA方式的液晶显示装置中,为了改善视角特性,大多组合了液晶分子的取向分割技术(多畴)。该取向分割技术,是指将液晶层分割为小区域,在每个小区域中改变液晶分子按照电压取向时的倾斜方向的技术。即通过控制使得在某区域中液晶分子向右倾斜,在其他区域中向左倾斜。由此能够使画面整体的光量平均,能够大幅抑制基于视角的颜色变化。前述取向分割技术的原理,是例如当电压关闭时,各小区域边界的液晶分子取向不垂直于基板平面,而是处于向某方向倾斜的状态。Moreover, in order to improve the viewing angle characteristic, in the liquid crystal display device of the MVA system, the alignment division technique (multi-domain) of a liquid crystal molecule is combined in many cases. The alignment segmentation technique refers to a technique of dividing the liquid crystal layer into small regions, and changing the tilt direction of the liquid crystal molecules in each small region when they are aligned according to the voltage. That is, through control, the liquid crystal molecules are tilted to the right in a certain area, and tilted to the left in other areas. Thereby, the light intensity of the entire screen can be averaged, and the color change depending on the viewing angle can be significantly suppressed. The principle of the aforementioned orientation segmentation technology is that, for example, when the voltage is turned off, the orientation of the liquid crystal molecules at the boundary of each small area is not perpendicular to the plane of the substrate, but is in a state of inclination to a certain direction.

垂直排列(VA)液晶分子在液晶盒中依靠取向膜层的表面铆定能的作用竖直排列于液晶层中。当在其两侧的ITO极板上施加电场后,液晶分子会在电场作用下发生偏转,配合偏光片和背光源的设置而产生了光程差,并可以由此实现显示。MVA模式的主要优点是对比度高,视角广。Vertically aligned (VA) liquid crystal molecules are vertically arranged in the liquid crystal layer in the liquid crystal cell relying on the surface riveting energy of the alignment film layer. When an electric field is applied to the ITO plates on both sides, the liquid crystal molecules will be deflected under the action of the electric field, and the optical path difference will be generated in conjunction with the settings of the polarizer and the backlight source, and the display can be realized by this. The main advantages of the MVA mode are high contrast and wide viewing angles.

目前的MVA显示模式中,按压后的畴分布错位是一个急待解决的问题。这种畴分布错位现象是由于亚稳态畴从黑态到白态的变化产生的。而亚稳态畴是由于边缘场的错乱分布,主要存在于透明导电块(ITO)的连接部分。按压显示不均匀(push mura)可以看作是外力施加后的畴分布错位。这也会引起一定程度上的非公共电极直流残留造成的图象残留(image stick)。目前,通常的MVA像素结构是每个畴的透明导电块是互相连接的。这样就造成了畴分布错位问题。通常的解决方法是采用圆偏光片,这样亚稳态的畴就不会被人眼看到。图1是现有技术的MVA模式像素结构示意图。101是透明导电块(ITO),其由三个透明导电块(ITO)101a、101b、101c以及三个导电块之间的连接透明导电块104构成;102是彩色滤光片侧的突起(rib);103是过孔与存储电容区域。三个透明导电块(ITO)101a、101b、101c对应形成三个畴,每个畴之间存在连接的透明导电块(ITO)104,这样就形成了亚稳态畴。当按压时就会形成畴分布错位,最终会造成按压显示不均匀(push mura)和图象残留(imagestick)。In the current MVA display mode, the dislocation of domain distribution after pressing is an urgent problem to be solved. This dislocation of domain distribution occurs due to the change of metastable domains from the black state to the white state. The metastable domain is due to the disordered distribution of the fringe field, and mainly exists in the connection part of the transparent conductive block (ITO). The push mura can be seen as the dislocation of the domain distribution after the external force is applied. This will also cause image sticking (image stick) caused by non-common electrode dc residue to a certain extent. Currently, the usual MVA pixel structure is that the transparent conductive blocks of each domain are interconnected. This causes the problem of domain distribution misalignment. The usual solution is to use circular polarizers so that the metastable domains are not visible to the human eye. FIG. 1 is a schematic diagram of a MVA mode pixel structure in the prior art. 101 is a transparent conductive block (ITO), which is composed of three transparent conductive blocks (ITO) 101a, 101b, 101c and a connecting transparent conductive block 104 between the three conductive blocks; 102 is a protrusion (rib) on the side of the color filter ); 103 is the via hole and the storage capacitor area. The three transparent conductive blocks (ITO) 101a, 101b, 101c correspondingly form three domains, and there is a connected transparent conductive block (ITO) 104 between each domain, thus forming a metastable domain. When pressing, the dislocation of domain distribution will be formed, which will eventually cause push mura and image sticking.

发明内容Contents of the invention

本发明要解决的技术问题是,现有技术的MVA像素结构具有亚稳态畴。The technical problem to be solved by the present invention is that the MVA pixel structure in the prior art has a metastable domain.

本发明的发明思路是,去除现有技术中像素内多个ITO块之间的、与该多个ITO块位于同一层的连接部件;多个ITO块之间在同一层能彼此独立,但通过其下方的绝缘层内的过孔用导电材料进行点连接;这样便消除了现有技术的MVA像素结构的亚稳态畴问题。The inventive idea of the present invention is to remove the connecting parts between multiple ITO blocks in the pixel in the prior art and on the same layer as the multiple ITO blocks; multiple ITO blocks can be independent of each other on the same layer, but through The vias in the underlying insulating layer are point-connected with conductive material; this eliminates the metastable domain problem of prior art MVA pixel structures.

为了解决上述技术问题,本发明提供了一种MVA液晶显示装置,包括下基板,正对所述下基板设置的上基板以及所述下基板和所述上基板之间夹持的液晶层;In order to solve the above-mentioned technical problems, the present invention provides an MVA liquid crystal display device, comprising a lower substrate, an upper substrate facing the lower substrate, and a liquid crystal layer sandwiched between the lower substrate and the upper substrate;

所述MVA液晶显示装置还包括设置于所述下基板上的MVA像素结构,所述MVA像素包括:至少两个透明导电块,所述透明导电块与所述基板之间设置有绝缘层,所述绝缘层具有第一过孔,所述各透明导电块之间通过所述第一过孔用导电材料进行电连接;所述上基板面对所述液晶层的一侧设置有彩色滤光片以及设置于所述彩色滤光片上的突起;所述突起在垂直于所述上基板方向上的投影为圆形。The MVA liquid crystal display device also includes an MVA pixel structure arranged on the lower substrate, the MVA pixel includes: at least two transparent conductive blocks, an insulating layer is arranged between the transparent conductive blocks and the substrate, and the The insulating layer has a first via hole, and the transparent conductive blocks are electrically connected through the first via hole with a conductive material; the side of the upper substrate facing the liquid crystal layer is provided with a color filter and a protrusion arranged on the color filter; the projection of the protrusion in a direction perpendicular to the upper substrate is circular.

作为一种优选的实施方式,所述绝缘层包括栅极绝缘层与钝化层。所述MVA像素结构还包括作为像素开关的薄膜晶体管,所述第一过孔贯通所述钝化层,所述导电材料为源极金属,所述源极金属与所述薄膜晶体管源极的材料相同并处于同一层中。As a preferred implementation manner, the insulating layer includes a gate insulating layer and a passivation layer. The MVA pixel structure further includes a thin film transistor as a pixel switch, the first via hole penetrates through the passivation layer, the conductive material is a source metal, and the source metal and the material of the source of the thin film transistor same and in the same layer.

对于这一优选实施方式,所述薄膜晶体管的源/漏极可以通过所述第一过孔与所述透明导电块连接;也可以通过另外单独的过孔与所述透明导电块连接;还可以直接与所述导电材料连接。For this preferred embodiment, the source/drain of the thin film transistor can be connected to the transparent conductive block through the first via hole; it can also be connected to the transparent conductive block through another separate via hole; directly connected to the conductive material.

进一步的,所述MVA像素结构还包括与所述导电材料交叠产生存储电容的公共电极;这样利用导电材料形成存储电容,就可以不用单独制备或者只要制备较小的存储电容就可以了,提高了开口率。相邻所述透明导电块之间的间隙区域也可以用来生成存储电容,进一步提供开口率。Further, the MVA pixel structure also includes a common electrode that overlaps with the conductive material to generate a storage capacitor; in this way, the conductive material is used to form the storage capacitor, and it is not necessary to prepare it separately or only need to prepare a smaller storage capacitor, which improves the The opening rate. The gap regions between adjacent transparent conductive blocks can also be used to generate storage capacitors to further increase the aperture ratio.

作为另一种优选的实施方式,所述绝缘层包括栅极绝缘层与钝化层。所述MVA像素结构还包括作为像素开关的薄膜晶体管,所述第一过孔贯通所述钝化层与所述栅极绝缘层,所述导电材料为栅极金属,所述栅极金属与所述薄膜晶体管栅极的材料相同并处于同一层中。As another preferred implementation manner, the insulating layer includes a gate insulating layer and a passivation layer. The MVA pixel structure further includes a thin film transistor as a pixel switch, the first via hole penetrates the passivation layer and the gate insulating layer, the conductive material is a gate metal, and the gate metal and the gate insulation layer The materials of the gates of the thin film transistors are the same and are in the same layer.

对于这一优选实施方式,所述薄膜晶体管的源/漏极可以通过所述第一过孔与所述透明导电块连接;也可以通过另外单独的过孔与所述透明导电块连接;或者所述薄膜晶体管的源/漏极还可以通过另外单独的第二过孔与所述导电材料连接。For this preferred embodiment, the source/drain of the thin film transistor can be connected to the transparent conductive block through the first via hole; it can also be connected to the transparent conductive block through another separate via hole; or the The source/drain of the thin film transistor may also be connected to the conductive material through another separate second via hole.

与现有技术相比,本发明的MVA液晶显示装置的优点及有益效果在于:畴与畴之间通过过孔用导电材料(如薄膜晶体管的源极金属或栅极金属)将电位导到各个ITO块,消除了亚稳态畴,进而消除了按压和电场引起的显示不均匀,最终实现了畴稳定。另外,利用该导电材料形成存储电容可提高像素开口率。Compared with the prior art, the advantages and beneficial effects of the MVA liquid crystal display device of the present invention are: between the domains and the domains, the potential is led to each domain through a conductive material (such as the source metal or gate metal of the thin film transistor). The ITO block eliminates the metastable domain, and then eliminates the display unevenness caused by pressing and electric field, and finally realizes domain stability. In addition, using the conductive material to form a storage capacitor can increase the aperture ratio of the pixel.

附图说明Description of drawings

附图示出了本发明的实施例,并与说明书一起,用来解释本发明的原理。通过以下结合附图所作的详细描述,可以更清楚地理解本发明的目的、优点及特征,其中:The drawings illustrate the embodiments of the invention and, together with the description, serve to explain the principles of the invention. Through the following detailed description in conjunction with the accompanying drawings, you can more clearly understand the purpose, advantages and features of the present invention, wherein:

图1是现有技术的一种MVA像素结构示意图;FIG. 1 is a schematic diagram of an MVA pixel structure in the prior art;

图2是本发明实施例1的MVA像素结构示意图;FIG. 2 is a schematic diagram of the MVA pixel structure in Embodiment 1 of the present invention;

图3是图2的AA’剖面示意图;Fig. 3 is a schematic cross-sectional view of AA' of Fig. 2;

图4是图2的BB’剖面示意图;Fig. 4 is the BB ' sectional schematic diagram of Fig. 2;

图5是本发明实施例2的MVA像素结构示意图;FIG. 5 is a schematic diagram of the MVA pixel structure according to Embodiment 2 of the present invention;

图6是图5的AA’剖面示意图;Fig. 6 is a schematic cross-sectional view of AA' of Fig. 5;

图7是图5的BB’剖面示意图;Fig. 7 is a schematic cross-sectional view of BB' of Fig. 5;

图8是本发明实施例3的MVA像素结构示意图;FIG. 8 is a schematic diagram of the structure of an MVA pixel according to Embodiment 3 of the present invention;

图9是图8的AA’剖面示意图;Fig. 9 is a schematic cross-sectional view of AA' of Fig. 8;

图10是图8的BB’剖面示意图;Fig. 10 is a schematic cross-sectional view of BB' of Fig. 8;

图11是本发明实施例4的MVA像素结构示意图;FIG. 11 is a schematic diagram of the structure of an MVA pixel according to Embodiment 4 of the present invention;

图12是图11的AA’剖面示意图;Fig. 12 is a schematic cross-sectional view of AA' of Fig. 11;

图13是图11的BB’剖面示意图;Fig. 13 is a schematic cross-sectional view of BB' of Fig. 11;

图14是本发明提供的具有2个透明导电块的实施例MVA像素结构示意图。FIG. 14 is a schematic diagram of the MVA pixel structure of an embodiment provided by the present invention with two transparent conductive blocks.

具体实施方式Detailed ways

为详细说明本发明的技术内容和构造特征,下面将结合实施例并配合附图予以详细说明。In order to describe the technical contents and structural features of the present invention in detail, the following will be described in detail in conjunction with the embodiments and accompanying drawings.

实施例1Example 1

参阅图2和3,在实施例1中,本发明的MVA像素结构,设置于一下基板(图中未画出)上,正对该下基板设置有上基板210;下基板和上基板210之间夹持有液晶层213。上基板210面对液晶层213的一侧设置有彩色滤光片(图中未画出)以及设置于该彩色滤光片上的突起202。Referring to Figures 2 and 3, in Embodiment 1, the MVA pixel structure of the present invention is arranged on a lower substrate (not shown in the figure), and an upper substrate 210 is arranged on the lower substrate; between the lower substrate and the upper substrate 210 A liquid crystal layer 213 is sandwiched between them. A side of the upper substrate 210 facing the liquid crystal layer 213 is provided with a color filter (not shown in the figure) and a protrusion 202 disposed on the color filter.

每个MVA像素的像素电极包括三个透明导电块201(可采用ITO),在彩色滤光片一侧,对应每个透明导电块201设置一个突起202。这样每个透明导电块201与其对应的突起202之间的液晶层213的分子呈现出不同的倾向,形成畴。The pixel electrode of each MVA pixel includes three transparent conductive blocks 201 (ITO can be used), and one protrusion 202 is provided corresponding to each transparent conductive block 201 on the side of the color filter. In this way, the molecules of the liquid crystal layer 213 between each transparent conductive block 201 and its corresponding protrusion 202 exhibit different tendencies, forming domains.

透明导电块201与下基板之间设置有绝缘层212,绝缘层212具有过孔204,各透明导电块201之间通过绝缘层212中的过孔204用导电材料203进行电连接。结合图2和图4中明显可以看出,三个透明导电块201之间、在与透明导电块201同一层内没有连接部件,彼此在同一层内是独立的;只是通过与透明导电块201位于不同层的导电材料203进行电连接。由此,就可以消除畴与畴之间的亚稳态。An insulating layer 212 is disposed between the transparent conductive block 201 and the lower substrate. The insulating layer 212 has a via hole 204 . The transparent conductive blocks 201 are electrically connected with the conductive material 203 through the via hole 204 in the insulating layer 212 . In conjunction with Fig. 2 and Fig. 4, it can be clearly seen that there is no connecting part between the three transparent conductive blocks 201 in the same layer as the transparent conductive block 201, and they are independent from each other in the same layer; Conductive materials 203 located in different layers are electrically connected. Thus, the metastable state between domains can be eliminated.

作为一种优选的实施方式,每个透明导电块201对应的过孔204与该透明导电块201对应的突起202正对设置。如图2和3所示,从垂直于像素平面方向上看,过孔204与突起202完全交叠在一起。这样做可以节约开口率。实际上,过孔204与突起202也可以不正对设置,但这样做使得在垂直于像素平面方向即透光方向上过孔204与突起202均会损耗开口率。As a preferred implementation manner, the via hole 204 corresponding to each transparent conductive block 201 is opposite to the protrusion 202 corresponding to the transparent conductive block 201 . As shown in FIGS. 2 and 3 , viewed from a direction perpendicular to the pixel plane, the via hole 204 and the protrusion 202 completely overlap each other. Doing so can save the aperture ratio. In fact, the via holes 204 and the protrusions 202 may not be directly opposite to each other, but in doing so, both the via holes 204 and the protrusions 202 will lose the aperture ratio in the direction perpendicular to the pixel plane, that is, the light transmission direction.

作为一种优选的实施方式,导电材料203可以采用金属材料。As a preferred implementation manner, the conductive material 203 may be a metal material.

实施例2Example 2

如图5所示,每个MVA像素的像素区域是由扫描线206和数据线207定义的;每个MVA像素具有作为像素开关的薄膜晶体管(TFT)。该薄膜晶体管(TFT)设置于下基板211上,包括位于下基板上的栅极、位于栅极上的栅极绝缘层208、位于栅极绝缘层208上的多晶硅层、位于多晶硅层上的源漏电极、位于源漏电极上的钝化层209。该薄膜晶体管(TFT)的栅极与扫描线206相连,其漏/源极与数据线207相连,其源/漏极与透明导电块201电连接。一般情况下,该薄膜晶体管(TFT)的栅极与扫描线206的材料相同并处于同一层中;该薄膜晶体管(TFT)的源极、漏极与数据线207材料相同并处于同一层中。As shown in FIG. 5, the pixel area of each MVA pixel is defined by scan lines 206 and data lines 207; each MVA pixel has a thin film transistor (TFT) as a pixel switch. The thin film transistor (TFT) is disposed on the lower substrate 211, including a gate on the lower substrate, a gate insulating layer 208 on the gate, a polysilicon layer on the gate insulating layer 208, and a source on the polysilicon layer. The drain electrode and the passivation layer 209 on the source and drain electrodes. The gate of the thin film transistor (TFT) is connected to the scan line 206 , its drain/source is connected to the data line 207 , and its source/drain is electrically connected to the transparent conductive block 201 . Generally, the gate of the thin film transistor (TFT) is made of the same material as the scan line 206 and is in the same layer; the source and drain of the thin film transistor (TFT) are made of the same material as the data line 207 and are in the same layer.

作为一种优选的实施方式,实施例2在实施例1的基础上,绝缘层212包括栅极绝缘层208与钝化层209;过孔204贯穿栅极绝缘层208和钝化层209(如图6、图7所示)。导电材料203位于栅极绝缘层208与下基板211的交界处。导电材料203可以选用栅极金属,即导电材料203可以与薄膜晶体管(TFT)的栅极材料相同并处于同一层中;这样导电材料203与薄膜晶体管(TFT)的栅极以及扫描线206就可以在同一道工序中完成,节约了成本。As a preferred embodiment, Embodiment 2 is based on Embodiment 1. The insulating layer 212 includes a gate insulating layer 208 and a passivation layer 209; the via hole 204 runs through the gate insulating layer 208 and the passivation layer 209 (such as Figure 6, Figure 7). The conductive material 203 is located at the junction of the gate insulating layer 208 and the lower substrate 211 . The conductive material 203 can be selected from gate metal, that is, the conductive material 203 can be the same as the gate material of the thin film transistor (TFT) and be in the same layer; Finished in the same process, saving costs.

实施例2中,薄膜晶体管(TFT)的源/漏极与透明导电块201电连接可以采用如下方式:薄膜晶体管(TFT)的源/漏极通过在钝化层209中的过孔与透明导电块201连接,此过孔可以与过孔204是同一个,也可以在钝化层209中过孔204之外的区域再开过孔;或者薄膜晶体管(TFT)的源/漏极通过在栅极绝缘层208中过孔与导电材料203连接,此过孔可以与过孔204是同一个,也可以在栅极绝缘层208中过孔204之外的区域再开过孔。In Embodiment 2, the source/drain of the thin film transistor (TFT) is electrically connected to the transparent conductive block 201 in the following manner: the source/drain of the thin film transistor (TFT) is connected to the transparent conductive block through the via hole in the passivation layer 209. block 201, this via hole can be the same as the via hole 204, or a via hole can be opened in the area outside the via hole 204 in the passivation layer 209; or the source/drain of the thin film transistor (TFT) passes through the gate The via hole in the electrode insulating layer 208 is connected to the conductive material 203 , and the via hole can be the same as the via hole 204 , or another via hole can be opened in the area of the gate insulating layer 208 other than the via hole 204 .

实施例3Example 3

如图8所示,每个MVA像素的像素区域是由扫描线206和数据线207定义的;每个MVA像素具有作为像素开关的薄膜晶体管(TFT)。该薄膜晶体管(TFT)设置于下基板211上,包括位于下基板上的栅极、位于栅极上的栅极绝缘层208、位于栅极绝缘层208上的多晶硅层、位于多晶硅层上的源漏电极、位于源漏电极上的钝化层209。该薄膜晶体管(TFT)的栅极与扫描线206相连,其漏/源极与数据线207相连,其源/漏极与透明导电块201电连接。一般情况下,该薄膜晶体管(TFT)的栅极与扫描线206的材料相同并处于同一层中;该薄膜晶体管(TFT)的源极、漏极与数据线207材料相同并处于同一层中。As shown in FIG. 8, the pixel area of each MVA pixel is defined by scan lines 206 and data lines 207; each MVA pixel has a thin film transistor (TFT) as a pixel switch. The thin film transistor (TFT) is disposed on the lower substrate 211, including a gate on the lower substrate, a gate insulating layer 208 on the gate, a polysilicon layer on the gate insulating layer 208, and a source on the polysilicon layer. The drain electrode and the passivation layer 209 on the source and drain electrodes. The gate of the thin film transistor (TFT) is connected to the scan line 206 , its drain/source is connected to the data line 207 , and its source/drain is electrically connected to the transparent conductive block 201 . Generally, the gate of the thin film transistor (TFT) is made of the same material as the scan line 206 and is in the same layer; the source and drain of the thin film transistor (TFT) are made of the same material as the data line 207 and are in the same layer.

作为一种优选的实施方式,实施例3在实施例1的基础上,绝缘层212包括栅极绝缘层208与钝化层209;过孔204贯穿钝化层209,位于栅极绝缘层208和钝化层209的交界处(如图9、图10所示)。导电材料203可以选用源/漏金属,即导电材料203可以与薄膜晶体管(TFT)的源漏极材料相同并处于同一层中;这样导电材料203与薄膜晶体管(TFT)的源漏极以及数据线207就可以在同一道工序中完成,节约了成本。As a preferred implementation, Example 3 is based on Example 1. The insulating layer 212 includes a gate insulating layer 208 and a passivation layer 209; The junction of the passivation layer 209 (as shown in FIG. 9 and FIG. 10 ). The conductive material 203 can be selected from source/drain metal, that is, the conductive material 203 can be the same as the source and drain materials of the thin film transistor (TFT) and be in the same layer; 207 can be completed in the same process, saving costs.

实施例3中,薄膜晶体管(TFT)的源/漏极与透明导电块201电连接可以采用如下方式:薄膜晶体管(TFT)的源/漏极通过在钝化层209中的过孔与透明导电块201连接,此过孔可以与过孔204是同一个,也可以在钝化层209中过孔204之外的区域再开过孔;或者薄膜晶体管(TFT)的源/漏极直接与导电材料203连接,由于导电材料203与薄膜晶体管(TFT)的源漏极以及数据线207处于同一层,薄膜晶体管(TFT)的源/漏极直接与导电材料203连接更加容易实现。In Embodiment 3, the source/drain of the thin film transistor (TFT) is electrically connected to the transparent conductive block 201 in the following manner: the source/drain of the thin film transistor (TFT) is connected to the transparent conductive block through the via hole in the passivation layer 209. block 201, this via hole can be the same as the via hole 204, or a via hole can be opened in the area outside the via hole 204 in the passivation layer 209; or the source/drain of the thin film transistor (TFT) is directly connected to the conductive The material 203 is connected, since the conductive material 203 is in the same layer as the source/drain of the thin film transistor (TFT) and the data line 207, it is easier to directly connect the source/drain of the thin film transistor (TFT) to the conductive material 203.

实施例4Example 4

如图11、图12和图13所示,实施例4是在实施例3的基础上,在栅极绝缘层208与下基板211的交界处增加一层公共电极205。该公共电极205与导电材料203在透光方向上交叠,形成存储电容。这样利用公共电极205与导电材料203的交叠形成存储电容,不必另外制备存储电容或者只要另外制备较小的存储电容,节约了开口率。As shown in FIG. 11 , FIG. 12 and FIG. 13 , Embodiment 4 is based on Embodiment 3, adding a common electrode 205 at the junction of the gate insulating layer 208 and the lower substrate 211 . The common electrode 205 overlaps with the conductive material 203 in the direction of light transmission to form a storage capacitor. In this way, the overlapping of the common electrode 205 and the conductive material 203 is used to form a storage capacitor, and it is unnecessary to prepare a storage capacitor or only need to prepare a smaller storage capacitor, which saves the aperture ratio.

公共电极205与导电材料203可以部分交叠,也可以完全交叠,根据所要形成的存储电容的大小来设定。The common electrode 205 and the conductive material 203 may overlap partially or completely, which is set according to the size of the storage capacitor to be formed.

公共电极205与导电材料203还可以在各透明导电块201之间的间隙区域交叠,形成存储电容。The common electrode 205 and the conductive material 203 may also overlap in the gap area between the transparent conductive blocks 201 to form a storage capacitor.

公共电极205可以与薄膜晶体管(TFT)的栅极以及扫描线206材料相,这样三者均处于同一层中,可以在同一道工序中完成,节约了成本。The common electrode 205 can be made of the same material as the gate of the thin film transistor (TFT) and the scanning line 206, so that the three are in the same layer and can be completed in the same process, which saves costs.

实施例1、2、3和4中的每个像素的像素电极具有的透明导电块201的个数均为3个。本发明提供的MVA像素结构中的透明导电块还可以采用2个(如图14所示),也可以是4、5或6等整数个。图14所示的MVA像素结构是本发明的优选实施例,采用2个透明导电块,即形成两个液晶畴。这样的设计可以最大限度地降低存储电容,进而提升了开口率。在具体的产品设计中如果存储电容不够大时,可以利用2个透明导电块之间的间隙区域214做存储电容,即将导电材料203和公共电极205都覆盖区域214,二者在区域214交叠形成存储电容。In Embodiments 1, 2, 3 and 4, the pixel electrode of each pixel has three transparent conductive blocks 201 . The number of transparent conductive blocks in the MVA pixel structure provided by the present invention can also be 2 (as shown in FIG. 14 ), or an integer number of 4, 5 or 6. The MVA pixel structure shown in FIG. 14 is a preferred embodiment of the present invention, and two transparent conductive blocks are used to form two liquid crystal domains. Such a design can minimize the storage capacitance, thereby increasing the aperture ratio. In a specific product design, if the storage capacitor is not large enough, the gap region 214 between two transparent conductive blocks can be used as a storage capacitor, that is, both the conductive material 203 and the common electrode 205 cover the region 214, and the two overlap in the region 214 form a storage capacitor.

以上仅为本发明的优选实施例而已,并不用于限制本发明。在上述实施例中,本发明可以有各种更改和变化。凡在本发明的精神和原则之内,所作的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。The above are only preferred embodiments of the present invention, and are not intended to limit the present invention. In the above-described embodiments, various modifications and changes are possible to the present invention. Any modifications, equivalent replacements, improvements, etc. made within the spirit and principles of the present invention shall be included within the protection scope of the present invention.

Claims (8)

1.一种MVA液晶显示装置,包括下基板,正对所述下基板设置的上基板以及所述下基板和所述上基板之间夹持的液晶层;1. An MVA liquid crystal display device, comprising a lower substrate, an upper substrate facing the lower substrate, and a liquid crystal layer sandwiched between the lower substrate and the upper substrate; 所述MVA液晶显示装置还包括设置于所述下基板上的MVA像素结构,所述MVA像素结构包括:至少两个透明导电块,所述透明导电块与所述基板之间设置有绝缘层,所述绝缘层具有第一过孔,所述各透明导电块之间通过所述第一过孔用导电材料进行电连接;The MVA liquid crystal display device also includes an MVA pixel structure arranged on the lower substrate, the MVA pixel structure includes: at least two transparent conductive blocks, an insulating layer is arranged between the transparent conductive blocks and the substrate, The insulating layer has a first via hole, and the transparent conductive blocks are electrically connected through the first via hole with a conductive material; 所述上基板面对所述液晶层的一侧设置有彩色滤光片以及设置于所述彩色滤光片上的突起;所述突起在垂直于所述上基板方向上的投影为圆形。The side of the upper substrate facing the liquid crystal layer is provided with a color filter and a protrusion arranged on the color filter; the projection of the protrusion in a direction perpendicular to the upper substrate is circular. 2.根据权利要求1所述的MVA液晶显示装置,其特征在于,所述绝缘层包括栅极绝缘层与钝化层。2. The MVA liquid crystal display device according to claim 1, wherein the insulating layer comprises a gate insulating layer and a passivation layer. 3.根据权利要求2所述的MVA液晶显示装置,其特征在于,所述MVA像素结构还包括作为像素开关的薄膜晶体管,所述第一过孔贯通所述钝化层,所述导电材料为源/漏极金属,所述源/漏极金属与所述薄膜晶体管源漏极的材料相同并处于同一层中。3. The MVA liquid crystal display device according to claim 2, wherein the MVA pixel structure further comprises a thin film transistor as a pixel switch, the first via hole penetrates the passivation layer, and the conductive material is Source/drain metal, the source/drain metal is the same material as the source and drain of the thin film transistor and is in the same layer. 4.根据权利要求3所述的MVA液晶显示装置,其特征在于,所述薄膜晶体管的源/漏极通过所述第一过孔与所述透明导电块连接;或者所述薄膜晶体管的源/漏极直接与所述导电材料连接。4. The MVA liquid crystal display device according to claim 3, wherein the source/drain of the thin film transistor is connected to the transparent conductive block through the first via hole; or the source/drain of the thin film transistor The drain is directly connected to the conductive material. 5.根据权利要求3所述的MVA液晶显示装置,其特征在于,所述MVA像素结构还包括与所述导电材料交叠产生存储电容的公共电极。5 . The MVA liquid crystal display device according to claim 3 , wherein the MVA pixel structure further comprises a common electrode overlapping with the conductive material to generate a storage capacitor. 6.根据权利要求5所述的MVA液晶显示装置,其特征在于,相邻所述透明导电块之间的间隙区域生成有存储电容。6 . The MVA liquid crystal display device according to claim 5 , wherein a storage capacitor is formed in a gap region between adjacent transparent conductive blocks. 7.根据权利要求2所述的MVA液晶显示装置,其特征在于,所述MVA像素结构还包括作为像素开关的薄膜晶体管,所述第一过孔贯通所述钝化层与所述栅极绝缘层,所述导电材料为栅极金属,所述栅极金属与所述薄膜晶体管栅极的材料相同并处于同一层中。7. The MVA liquid crystal display device according to claim 2, wherein the MVA pixel structure further comprises a thin film transistor as a pixel switch, and the first via hole penetrates the passivation layer and is insulated from the gate layer, the conductive material is gate metal, and the gate metal is the same material as the gate of the thin film transistor and is in the same layer. 8.根据权利要求7所述的MVA液晶显示装置,其特征在于,所述薄膜晶体管的源/漏极通过所述第一过孔与所述透明导电块连接;或者所述薄膜晶体管的源/漏极通过第二过孔与所述导电材料连接。8. The MVA liquid crystal display device according to claim 7, wherein the source/drain of the thin film transistor is connected to the transparent conductive block through the first via hole; or the source/drain of the thin film transistor The drain is connected to the conductive material through the second via hole.
CN201010615688.6A 2010-12-27 2010-12-27 MVA liquid crystal display device Expired - Fee Related CN102540535B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201010615688.6A CN102540535B (en) 2010-12-27 2010-12-27 MVA liquid crystal display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201010615688.6A CN102540535B (en) 2010-12-27 2010-12-27 MVA liquid crystal display device

Publications (2)

Publication Number Publication Date
CN102540535A CN102540535A (en) 2012-07-04
CN102540535B true CN102540535B (en) 2015-03-04

Family

ID=46347777

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010615688.6A Expired - Fee Related CN102540535B (en) 2010-12-27 2010-12-27 MVA liquid crystal display device

Country Status (1)

Country Link
CN (1) CN102540535B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105372881B (en) * 2015-12-01 2018-04-20 武汉华星光电技术有限公司 Liquid crystal display panel

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1544987A (en) * 2003-11-24 2004-11-10 友达光电股份有限公司 Transistor liquid crystal display with multi-domain vertical alignment mode
CN1677179A (en) * 2004-03-31 2005-10-05 富士通显示技术株式会社 LCD Monitor

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005111708A1 (en) * 2004-05-18 2005-11-24 Sharp Kabushiki Kaisha Liquid crystal display and electronic device having same
JP4649916B2 (en) * 2004-09-03 2011-03-16 セイコーエプソン株式会社 Liquid crystal display device, electronic equipment
WO2006101083A1 (en) * 2005-03-23 2006-09-28 Sharp Kabushiki Kaisha Liquid crystal display device
TWI333110B (en) * 2006-10-16 2010-11-11 Au Optronics Corp Multi-domain vertically alignment liquid crystal display panel
WO2008096638A1 (en) * 2007-02-08 2008-08-14 Sharp Kabushiki Kaisha Liquid crystal display

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1544987A (en) * 2003-11-24 2004-11-10 友达光电股份有限公司 Transistor liquid crystal display with multi-domain vertical alignment mode
CN1677179A (en) * 2004-03-31 2005-10-05 富士通显示技术株式会社 LCD Monitor

Also Published As

Publication number Publication date
CN102540535A (en) 2012-07-04

Similar Documents

Publication Publication Date Title
US10088720B2 (en) TFT array substrate and display device with tilt angle between strip-like pixel electrodes and direction of initial alignment of liquid crystals
US9063383B2 (en) Liquid crystal display device
JP4009389B2 (en) High aperture ratio and high transmittance liquid crystal display device with multiple domains
KR101874735B1 (en) Liquid crystal display device and electronic apparatus
TW200807088A (en) Liquid crystal device and electronic apparatus
US7898624B2 (en) Pixel array substrate and liquid crystal display
CN101620346A (en) Liquid crystal display panel
KR100823386B1 (en) Substrate for liquid crystal display and liquid crystal display
US20070152939A1 (en) Multi-domain liquid crystal display device
CN103412447A (en) Liquid crystal display (LCD) panel and display device
US7830345B2 (en) Liquid crystal display device
TW201508401A (en) Display panel
JPWO2009101732A1 (en) Liquid crystal display device
WO2010041491A1 (en) Liquid crystal display (lcd) device
US7403254B2 (en) In-plane switching liquid crystal display device having circular electrode
CN102540535B (en) MVA liquid crystal display device
CN101126881A (en) LCD panel and pixels
US8325307B2 (en) Crystal display and electronic apparatus
KR20020044282A (en) Fringe field swiching mode lcd
US8159642B2 (en) In-plane switching mode liquid crystal display device having auxiliary pixel electrodes
TWI282012B (en) Liquid crystal display of low driving voltage
KR20050041586A (en) Liquid crystal display device
CN114578625B (en) A liquid crystal display device
CN205691920U (en) A kind of liquid crystal indicator
WO2013083030A1 (en) Array substrate and liquid crystal display

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20150304

CF01 Termination of patent right due to non-payment of annual fee