CN102523030B - Communication satellite effective load test system simulation platform - Google Patents
Communication satellite effective load test system simulation platform Download PDFInfo
- Publication number
- CN102523030B CN102523030B CN201110381856.4A CN201110381856A CN102523030B CN 102523030 B CN102523030 B CN 102523030B CN 201110381856 A CN201110381856 A CN 201110381856A CN 102523030 B CN102523030 B CN 102523030B
- Authority
- CN
- China
- Prior art keywords
- event
- module
- data
- test
- simulation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Radio Relay Systems (AREA)
Abstract
The invention relates to a communication satellite effective load test system simulation platform, and a test rule module stores test rules. A simulation core module reads the data interpretation results of a data analysis module, and a discrete event driving mechanism is adopted to determine the execution time of an event and execute the corresponding event. A simulation design module establishes the node composition and connection of a test system; in establishment, the attributes of a satellite effective load are classified into different working states, and each working state corresponds to one process; and all the working states of the same satellite effective load form a node. An event queue list storages the simulation events and the corresponding execution time. A data acquisition module receives data which is generated in some nodes or processes in simulation, classifies the data and forwards the same to the data analysis module. The data analysis module receives the data which reflects the simulation state, simultaneously acquires a test rule basis which corresponds to a current test project and interprets the received state data according to the test rule basis, and the interpretation results are sent to the simulation core module.
Description
Technical field
The invention belongs to satellite test field, relate to a kind of communication satellite effective load test system simulation platform.
Background technology
In order to ensure succeeding in sending up and normally operation in-orbit of the spacecraft such as satellite and airship, spacecraft all will carry out detailed electric performance test in the stages such as development, experiment and transmittings.Adopt the telemetry parameter arranging to test the electrical property of spacecraft, carry out Treatment Analysis and data interpretation and can judge the operating state of each system by the telemetry to a large amount of.
Communication satellite load test field is a Sensitive Domain, has certain particularity, needs various all purpose instrument instrument to be connected with tested load by multiple interconnecting method with instrumentation instrument, and a large amount of Various types of data information is processed.Due to the particularity of each communication satellite load with lack general test order, method of testing and the test index of some load are different.The prerequisite of load test is that tested load is put in test environment, the change of test environment can have influence on the result of test data, method of testing rationally whether, whether the disposal ability of test macro and communication capacity meet the demand of testing scheme all will be tested just and can be tested out by reality after test environment is put up.
Legacy test system design and planing method are mainly by experience, for complicated Modern communications satellites payload test macro, the incessantly main points of design are grabbed owing to predicting in a lot of places, the unpredictability of this method of testing and power of test has not only increased testing cost, delay test period toward contact meeting, reduce the efficiency of test.
Summary of the invention
Technology of the present invention is dealt with problems and is: overcome the deficiencies in the prior art, a kind of General Simulation Platform of communication satellite load test system is provided, can on this platform, carry out emulation to communication satellite effective load system level testing scheme in advance, testing scheme is carried out feasibility analysis and makes corresponding adjustment, thereby reduction testing cost, improves testing efficiency.
Technical solution of the present invention is: communication satellite effective load test system simulation platform, comprise test order module, simulated core core module, design of Simulation module, event queue list, data acquisition module and data analysis module, wherein:
Test order module: store in whole simulation process and test relevant test order with communication satellite effective load;
Simulated core core module: comprise date read-write cell, event scheduler and event execution unit; The data interpretation result of date read-write cell reading out data analysis module provides the data interaction interface with data acquisition unit simultaneously; Event scheduler is take data interpretation result as foundation, adopt discrete event drive mechanism to determine the time of implementation of event, event execution unit is handled after current event, and event scheduler is deleted this current event from event queue lists, and obtains next event as carrying out event; Be later than current simulation time if will carry out the default time of implementation of event, event scheduler is revised as current simulation time will carry out the default time of origin of event and will execution event give event execution unit execution by this; Equal current simulation time if will carry out the default time of implementation of event, event scheduler directly will execution event be given event execution unit execution by this;
Design of Simulation module: comprise Scenario Design unit, design of node unit and process design unit, node composition and the connected mode thereof of test macro set up in Scenario Design unit; The attribute of design of node unit definition tester or Satellite Payloads, is divided into different operating states by the attribute of tester or Satellite Payloads, and all working state of same tester or Satellite Payloads forms a node; Process design unit adopts finite state machine to describe the different operating state of tester or Satellite Payloads, the corresponding process of each operating state;
Event queue list: the predetermined time of implementation that all events that storage emulation nucleus module will be carried out and event are corresponding, event is the basic composition unit that whole simulation process is pushed ahead, each event has completed certain operation, has been made up of the process of satellite load project testing certain event queue;
Data acquisition module: the data that generate in some node or process in the simulation process that in reception simulated core core module, date read-write cell is sent here, and according to the test order in test order module, the data that receive are classified and are transmitted to data analysis module;
Data analysis module: the data that receive the next reflection simulation status of data acquisition module forwarding, from test order module, obtain the test order criterion corresponding with current test event simultaneously, according to test order criterion, the status data receiving is carried out to interpretation, sentence read result is sent to simulated core core module.
The present invention's advantage is compared with prior art:
(1) General Simulation Platform of communication satellite load test system of the present invention, can carry out simulation modeling to communication satellite effective load system level testing scheme thereon, in advance testing scheme is carried out to emulation, before concrete scheme is implemented, testing scheme is carried out to feasibility analysis, the perfect as far as possible exploitativeness to testing scheme provides foundation, and power of test is carried out predicting assessment, finds in time the bottleneck of scheme and makes corresponding adjustment, to reduce testing cost, improve testing efficiency;
(2) emulation platform provides scene, node, and three layers of modeling mechanism of process, three layer model and actual system, equipment, three layers of agreements are completely corresponding, reflected the correlation properties of test macro comprehensively;
(3) the emulation mechanism that adopts discrete event to drive, wherein " event " refers to the variation of test macro model state, while only having test macro model state to change, emulation platform just carries out emulation, the time period that test macro model state does not change is not carried out simulation calculation, be skipped, be that simulation time is discrete, time forward impelling after having an event to occur, namely the time bounds forward, on a simulation time point, can there are multiple events (carrying out priority by the priority of event carries out) simultaneously, the generation of event can have the difference of density, in the emulation mechanism driving at discrete event, emulation core needn't all be removed the state of inquiry system model all the time, because when test macro model state changes, will event occurs, the generation of event can notify emulation core to process, compared with the time drives, computational efficiency is greatly improved,
(4) all system models that emulation platform creates are all made up of the configurable device model of a series of attributes.Device model belongs to certain class, and class is with the feature of the mode description object of behavior and attribute, and processor-oriented emulation platform is compared, and OO emulation platform is more conducive to maintenance and the succession of data.
Accompanying drawing explanation
Fig. 1 is communication satellite effective load test system simulation platform structure chart of the present invention;
Fig. 2 is simulated core core module composition frame chart of the present invention;
Fig. 3 is design of Simulation module composition frame chart of the present invention;
Fig. 4 is the workflow diagram of design of Simulation module of the present invention;
Fig. 5 is event queue list structure figure of the present invention;
Fig. 6 is data acquisition module block structural diagram;
Fig. 7 is data analysis module structure chart.
Embodiment
As shown in Figure 1, communication satellite effective load test system simulation platform of the present invention comprises test order module, simulated core core module, design of Simulation module, event queue list, data acquisition module and data analysis module.In test order module, store in whole simulation process and tested relevant test order with communication satellite effective load.The data interpretation result of simulated core core module reading out data analysis module provides the data interaction interface with data acquisition unit simultaneously; Take data interpretation result as foundation, adopt discrete event drive mechanism determine the time of implementation of event and carry out event.Design of Simulation module has reflected composition and the state of Satellite Payloads test macro, and emulation implementer realizes the emulation platform building to test macro by design of Simulation module.Event queue list storage simulated core core module all events and predetermined time of implementation corresponding to event that will carry out, emulation core is extracted the event that will carry out from this list, and the discrete event by execution with certain association can complete the test process to test event.Data acquisition module receives the status data generating in the simulation process that emulation core sends here, and to these status datas classify storage administration and forwarding.The data of the reflection simulation status that data analysis module reception data acquisition module forwards, and it is analyzed and is forwarded.
Event is the unit of composition test event, also in the time carrying out the test of test event, form test process by several events, for example this project of measured power, need signal generator generation data event, data enter system under test (SUT) event, and system under test (SUT) carries out response events, response data ingoing power meter or frequency spectrograph event.The change of each state in whole test macro was triggered by the response time, and different events triggers according to time order and function order, had formed completing of certain test event.
As shown in Figure 2, be simulated core core module composition frame chart.Comprise date read-write cell, event scheduler and event execution unit.The data interpretation result of date read-write cell reading out data analysis module, thus as the foundation of next step operation of simulated core core module, for example, allows event scheduler work on or finishes emulation and report to the police.The time that the event that event scheduler has been wished all process modules and this event of plan occur is carried out list and maintenance.(wherein " event " refers to the variation of simulated environment state to the discrete event that event scheduler adopts, that is to say, while only having test macro state to change, simulated core core module is just worked, the time period that test macro state does not change is not carried out any simulation calculation, being skipped) drive mechanism determined its Time Advance Mechanism: carries out after the complete current event of event section processes, event scheduler is deleted this event from list of thing, and obtain next event, as carrying out event.If will execution event wish that the time occurring is later than current simulation time, simulated core core module is shifted simulation time onto the hope time of origin that will carry out event, and event scheduler can be carried out will execution event giving execution event part; Equal current simulation time if will carry out the hope time of implementation of event, simulation time will not advance, directly will execution event giving the execution of execution event part; Event execution unit is to carry out the operation of dependent event according to the result of next step operation of simulated core core module.
As shown in Figure 3, be design of Simulation module composition frame chart.Comprise Scenario Design unit, design of node unit and process design unit, respectively with the system of real satellite payload test macro, equipment and protocol operation are corresponding one by one, have reflected the correlation properties of test macro comprehensively.Scenario Design unit has reflected node composition and the connected mode thereof of test macro, adopts universal tester, and special test equipment and communication link etc. is set up test scene model, realizes the visualization mapping to test environment.Design of node cell abstract the attribute of concrete node, the namely integrity attribute of tester or Satellite Payloads, design of node is based on node module, each node module is realized nodes ' behavior in a certain respect, generate data storage, the processing of data and the transmission of data etc. such as data.The set of multiple node modules forms the node of telotism.The node module of individual node inside may be tens or even up to a hundred.Process design unit is that the inside of node is realized abstract, the logic of process is described with finite state machine, be mainly used to portray the realization in difference in functionality module in nodal analysis method, can simulate most software or hardware system, comprise communication protocol, algorithm, queuing policy, shared resource, special service source etc.
The bottom is process design unit, and it describes protocol operation with state machine; Secondly be design of node unit, formed by corresponding protocol model, reflected the characteristic of equipment; The superiors are Scenario Design unit.Structure at all levels in system is carried out to unified Modeling comparing of the mode of this layered modeling and single level, has a lot of advantages, and it provides a modeling environment intuitively, to greatest extent closing to reality test macro to emulation implementer.
The major function of Scenario Design unit is, from high-level device, system is carried out to standard, and high-level device is node and communication link namely.The corresponding testing equipment of node, also comprises some business configuration modules; Communication link, corresponding to the connecting link in real network, also comprises logical links.
The major function of design of node unit is from application, process, and the functional modules such as queue and communication interface are carried out standard to the function of node.Node comprises universal tester and special test equipment.Universal tester comprises oscilloscope, signal source, frequency spectrographs etc. are by the instrument of the raw manufacturers produce of all purpose instrument, emulation platform has special general purpose instrument storehouse, special test equipment is the special test equipment taking out according to concrete testing scheme, and emulation platform can design instrumentation instrument by design of node part.These equipment have identical function with the equipment using in reality.Therefore, the attribute of node and functions of the equipments are closely related.
The major function of process design unit is that the behavior of the contained process of system interior nodes is carried out to standard, comprises decision-making process and algorithm.In the time carrying out process modeling, most important work is exactly design process group, makes wherein each process can respectively use up its duty and coordinate operation.The mode that finite state machine design adopts figure and code to combine creates process model, finite state machine adopts state transition diagram (State Transition Diagram, STD) describe the transfer of state, the performed operation of process model is described with C or C Plus Plus.Between state and state, be to be connected by state transitions line, line of transference can be (must satisfy condition and could shift) or unconditional (directly shifting) of SNNP.The first half of state can association status entry code, the latter half of state can association status exit code, and in the time that emulation core enters certain state of finite state machine, entry code will be performed, in the time that emulation core is left certain state of finite state machine, exit code will be performed.The state of finite state machine has two kinds of forced regime and optional states, when finite state machine enters forced regime, carries out successively entry code and exit code, then control is given to next state; When finite state machine enters optional state, suspend executing after entry code, give emulation core by control, emulation core starts to search the event in next event queue list and carries out, until corresponding Event triggered this finite state machine from optional state, leave, just carry out exit code.
In the time carrying out design of Simulation, carry out Scenario Design according to testing scheme use scenes design cell, determine test event according to Satellite Payloads testing scheme, determine accordingly composition and the connected mode of Satellite Payloads test macro, test macro (scene) is formed by connecting by different tester (node) and tested Satellite Payloads, the preferential usage platform of tester provides the device model in equipment library, if there is no relevant device model in equipment library, need to use design of node unit to carry out device model and build.Equipment is made up of different functional modules, conventionally by configuration module, computing module, input/output module, communication module and memory module form (these five modules of all or part of covering of distinct device possibility), the certain function of each functional module finishing equipment.When configuration module is responsible for emulation platform initialization, equipment is carried out to initialization, be the configuration of device software hardware is carried out abstract, will be according to test event when emulation (test) starts the mode of operation to testing equipment and configuration arrange; Computing module is responsible for calculating and the processing section of equipment, is the core processor of equipment to be carried out abstract, and in emulation (test) process, testing equipment will be carried out respective handling to the data that receive according to test event; Input/output module is responsible for the man-machine interaction of equipment, to carry out alternately abstract to equipment with people, in emulation (test) process, operating personnel need to carry out corresponding operating to equipment by software or device panel, and equipment needs to carry out corresponding operating and feedback; Communication module is responsible for the information interaction of equipment room, is equipment room data interaction to be carried out abstract, and in emulation (test) process, distinct device cooperatively interacts, and jointly completes dependence test project by data interaction; Memory module is responsible for the interested data of emulation implementer in test process to store, abstract to local datastore, in emulation (test) process, Satellite Payloads occurs abnormal, can carry out easily emulation (test) process by the data of storage and reappear, be beneficial to problem investigation and location.Emulation implementer uses process design unit to complete the design of difference in functionality module, and then completes and the corresponding design of node of equipment.When emulation (test) starts, first the difference in functionality module of all devices carries out initialization by " beginning " state of state machine, then enter " wait " state, wait for the generation of associated event, in emulation (test) process, if the event in the list of thing that emulation core is carried out is relevant with certain module in certain equipment, emulation core can be carried out event interruption to the state machine of this module, make state machine enter " processing " state, before entering " processing " state, first carry out the entry code of " processing " state, after corresponding operating (carrying out the respective code in " processing " state) completes, the exit code of " processing " state of execution, then state machine is got back to again " wait " state, again wait for that associated event occurs.The execution of all events can not pushed ahead simulation time, only needs the time of implementation of power consumption brain, and emulation core can wish that the time of carrying out advances simulation time according to next event after executing event.By the establishment of finite state machine, complete the design of difference in functionality module, and then complete tester (node) design, finally jointly form test macro (scene) by different tester (node).
Fig. 4 uses design of Simulation module to carry out the basic procedure of Design of Simulation System.This basic procedure has comprised beginning Scenario Design, whether there is the equipment not covering in model library, start node design, the design of disparate modules in node, start process design, finite state machine design in process, whether state machine function meets process design, and the process design of all modules is complete, whether nodal function meets design, use device model to carry out Scenario Design, operation emulation, whether Scenario Design is identical with expection.
Start Scenario Design.Be the first step that whole emulation starts, namely carry out building of test macro according to test macro scheme.
Whether there is the equipment not covering in model library.Test macro is made up of testing equipment, and same, simulating scenes is made up of simulation node.The detailed modeling that emulation platform is equipment provides abundant model library, and the particular module that standard device storehouse has comprised hundreds of manufacturers and universal model, comprise frequency spectrograph, vector network analyzer etc.Carrying out simulating scenes while building, first to check the testing equipment relating in testing scheme, check whether the device model in emulation platform equipment library has covered all testing equipments, if do not covered, need testing equipment to carry out design setting model, need to carry out design of node, enter design of node; If all testing equipments of the model in emulation platform model library in can coverage test scheme, can carry out scene construction, enter and use device model to carry out Scenario Design.
Start node design.If the equipment that does not have testing scheme to relate in emulation platform storehouse, needs these equipment to carry out design setting model, i.e. start node design.
Disparate modules design in node.Every equipment is all made up of different functional modules, and same, as the design of node of device abstract, what first will carry out is exactly planning and the design of difference in functionality module.
Start process design.Different modular design completes by different process designs.
Finite state machine design in process.In the time carrying out process design, first to design state transition diagram, determine which kind state is process have, and wherein having several is forced regimes, several is non-forced regimes, and then jump condition between definite state, finally add code in state entrance exit, complete whole process design.
Whether state machine function meets process design.After finite state machine in process has designed, check its function whether to meet process design requirement, meet as do not crossed, return and re-start finite state machine design, if met, enter next step.
The process design of all modules completes.Node is made up of multiple modules with difference in functionality, and functions of modules is that finite state machine is realized by process.Whether all modular design complete in check, if do not completed, enter the process design of disparate modules in start node; If completed, enter next step.
Whether nodal function meets design.After the modular design in node with difference in functionality completes, whether really whether design of node is complete, check the function of this node to meet design requirement, i.e. the attribute of module and function attribute and the function of reaction test equipment.If can not, return and restart design of node; If can, the equipment whether backtrack test also has model library not cover.
Use device model to carry out Scenario Design.If involved equipment is all covered or has completed by design of node the modeling of corresponding model in scheme by the device model in model library, can bring into use device model to carry out Scenario Design, use communication link road that each device model is coupled together, prepare to start emulation.
Operation emulation.Scene model buildings well after, the emulation platform building of test macro completes, and now moves emulation with check model of place, before operation emulation, needs to carry out simulated environment configuration, in simulation run, need running to carry out data acquisition, after simulation run is complete, will carry out data analysis.
Whether Scenario Design is identical with expection.After simulation run is complete, check that whether the operation result of emulation is identical with expection, if identical, there is certain feasibility from emulation angle scheme, finish simulated environment and build; If different, generally there is the reason of two aspects, the one, because the flow process in model does not have strictly to carry out according to the scheme of system regulation, now return to " beginning Scenario Design ", again check or design and simulation; The 2nd, the scheme existing problems of system own, if the scheme of system existing problems itself, one of object of emulation so, the not exploitativeness of proof scheme reaches, now should modification, then return to " beginning Scenario Design ", restart design of Simulation.
Fig. 5 is event queue list structure figure, event queue list is formed by connecting by before and after discrete event node, after emulation implementer has completed the simulation modeling of testing scheme by design of Simulation module, emulation platform wishes that according to discrete event in institute's established model the sequencing of time of implementation generates event queue list automatically.Emulation core, by the execution of the discrete event to some, completes the test process of Satellite Payloads dependence test project.Discrete event node has comprised previous event pointer, and a rear event pointer is carried out event pointer and wishes the time of implementation.The previous event having executed of last event pointed simulated core core module, emulation implementer can review forward event by it; A rear event pointed simulated core core module is executing after current event, wishes the next event of execution, and emulation implementer can pass through its query event backward; Execution event pointed current event is in the time carrying out, the concrete logic that simulated core core module need to be carried out, jump to the entrance of respective code by computer, execution event pointer has just pointed to this entrance, corresponding event namely after EOC, determines the change of simulation time according to the hope time of implementation attribute of next event node; Wish that the time of implementation is that current execution event is wished the time of carrying out.
As shown in Figure 6, be data acquisition module block structural diagram, the main satellitosis parameter realizing gathering manages and sends.Comprise data receiver unit, Data Management Unit and data retransmission unit.Data receiver unit receives from the data that generate in some node or process in the simulation process of simulated core core module, Data Management Unit is according to the test order in test order module to the data storage of classifying receiving, and the data of collection are delivered to data analysis module by data retransmission unit.
As shown in Figure 7, be data analysis module structure chart, main according to the test order in test order database, the data analysis that data acquisition module is sent here, forms various criterions.Comprise data receiver unit, test order criterion resolution unit and three of data interpretation unit part.Data receiver unit is mainly to receive the test data Satellite Payloads test emulation environment from data acquisition module, and gives test order criterion resolution unit and process; Test order criterion resolution unit is the core of data analysis module, and it reads respective rule from test order module, and test data is carried out to corresponding parsing, for data interpretation part provides interpretation foundation; The result that resolve according to data rule criterion data interpretation unit forms data interpretation rule, and then the data that receive are carried out to interpretation, when reporting to the police or carrying out log recording appears when abnormal in data, and sentence read result is transferred to simulated core core module, for its next step operation provides necessary foundation.
The content not being described in detail in specification of the present invention belongs to those skilled in the art's known technology.
Claims (1)
1. communication satellite effective load test system simulation platform, is characterized in that comprising: test order module, simulated core core module, design of Simulation module, event queue list, data acquisition module and data analysis module, wherein:
Test order module: store in whole simulation process and test relevant test order with communication satellite effective load;
Simulated core core module: comprise date read-write cell, event scheduler and event execution unit; The data interpretation result of date read-write cell reading out data analysis module provides the data interaction interface with data acquisition unit simultaneously; Event scheduler is take data interpretation result as foundation, adopt discrete event drive mechanism to determine the time of implementation of event, event execution unit is handled after current event, and event scheduler is deleted this current event from event queue lists, and obtains next event as carrying out event; Be later than current simulation time if will carry out the default time of implementation of event, event scheduler is revised as current simulation time will carry out the default time of origin of event and will execution event give event execution unit execution by this; Equal current simulation time if will carry out the default time of implementation of event, event scheduler directly will execution event be given event execution unit execution by this;
Design of Simulation module: comprise Scenario Design unit, design of node unit and process design unit, node composition and the connected mode thereof of test macro set up in Scenario Design unit; The attribute of design of node unit definition tester or Satellite Payloads, is divided into different operating states by the attribute of tester or Satellite Payloads, and all working state of same tester or Satellite Payloads forms a node; Process design unit adopts finite state machine to describe the different operating state of tester or Satellite Payloads, the corresponding process of each operating state;
Event queue list: the predetermined time of implementation that all events that storage emulation nucleus module will be carried out and event are corresponding, event is the basic composition unit that whole simulation process is pushed ahead, each event has completed certain operation, has been made up of the process of satellite load project testing certain event queue;
Data acquisition module: the data that generate in some node or process in the simulation process that in reception simulated core core module, date read-write cell is sent here, and according to the test order in test order module, the data that receive are classified and are transmitted to data analysis module;
Data analysis module: the data that receive the next reflection simulation status of data acquisition module forwarding, from test order module, obtain the test order corresponding with current test event simultaneously, according to test order, the status data receiving is carried out to interpretation, sentence read result is sent to simulated core core module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110381856.4A CN102523030B (en) | 2011-11-25 | 2011-11-25 | Communication satellite effective load test system simulation platform |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110381856.4A CN102523030B (en) | 2011-11-25 | 2011-11-25 | Communication satellite effective load test system simulation platform |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102523030A CN102523030A (en) | 2012-06-27 |
| CN102523030B true CN102523030B (en) | 2014-05-28 |
Family
ID=46293841
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110381856.4A Active CN102523030B (en) | 2011-11-25 | 2011-11-25 | Communication satellite effective load test system simulation platform |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102523030B (en) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102819218B (en) * | 2012-07-19 | 2015-04-29 | 西安交通大学 | Discrete event system monitor on basis of event control function and control method thereof |
| CN104657108B (en) * | 2015-02-15 | 2018-03-02 | 北京邮电大学 | A kind of management method and system of the event queue of the software simulator of microprocessor |
| CN105160163B (en) * | 2015-08-24 | 2019-03-26 | 珠海格力电器股份有限公司 | A kind of coverage test method, device and system for unit |
| CN105759165B (en) * | 2016-05-03 | 2018-11-02 | 国网新疆电力公司昌吉供电公司 | Power distribution automation main station functionization evaluating method based on feeder fault condition diagnosing |
| CN106211220B (en) * | 2016-06-23 | 2019-06-18 | 中国空间技术研究院 | A kind of isomery interconnection satellite broadband communication semi-physical simulation verifying system and method |
| CN106411587A (en) * | 2016-09-26 | 2017-02-15 | 中国空间技术研究院 | Simulation architecture suitable for performance evaluation of satellite communications network |
| CN106501640B (en) * | 2016-10-18 | 2019-05-10 | 北京空间技术研制试验中心 | Electrical property integrated test facility after reusable launch vehicle returns |
| CN107066382B (en) * | 2017-03-09 | 2021-01-26 | 北京航空航天大学 | Model-based spacecraft system automatic testing method |
| CN108536125B (en) * | 2018-04-03 | 2020-12-29 | 北京航空航天大学 | Automatic detection method for source program written by artificial intelligence programmer for digital aircraft |
| CN109002641A (en) * | 2018-08-06 | 2018-12-14 | 中国科学院长春光学精密机械与物理研究所 | Common simulation test equipment for the test of space optics load electrical interface signals |
| CN109408975A (en) * | 2018-10-30 | 2019-03-01 | 北京航空航天大学 | Satellite soft error communication process modeling and simulation method based on Finite State Machine |
| CN111447025B (en) * | 2020-03-18 | 2022-03-11 | 重庆邮电大学 | System-level simulation platform for satellite mobile communication and construction method |
| CN111541495A (en) * | 2020-04-21 | 2020-08-14 | 中国电子科技集团公司第五十四研究所 | Satellite radio measurement service forwarding load on-orbit testing system and method |
| CN113009845B (en) * | 2021-03-08 | 2021-11-23 | 中国科学院微小卫星创新研究院 | Simulation test system and method for satellite software |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4907247A (en) * | 1988-02-23 | 1990-03-06 | Nec Corporation | Satellite delay simulation system |
| CN101055530A (en) * | 2006-12-31 | 2007-10-17 | 中国人民解放军63791部队 | Embedded type distributed simulation platform based on HLA facing to space flight measurement and control and its realization method |
| CN101320524A (en) * | 2008-04-22 | 2008-12-10 | 北京航空航天大学 | Multiprocessor real-time simulation platform |
| CN101370031A (en) * | 2008-10-06 | 2009-02-18 | 南京邮电大学 | Satellite network simulation platform construction method based on open-source fire wall and mobile proxy technology |
-
2011
- 2011-11-25 CN CN201110381856.4A patent/CN102523030B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4907247A (en) * | 1988-02-23 | 1990-03-06 | Nec Corporation | Satellite delay simulation system |
| CN101055530A (en) * | 2006-12-31 | 2007-10-17 | 中国人民解放军63791部队 | Embedded type distributed simulation platform based on HLA facing to space flight measurement and control and its realization method |
| CN101320524A (en) * | 2008-04-22 | 2008-12-10 | 北京航空航天大学 | Multiprocessor real-time simulation platform |
| CN101370031A (en) * | 2008-10-06 | 2009-02-18 | 南京邮电大学 | Satellite network simulation platform construction method based on open-source fire wall and mobile proxy technology |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102523030A (en) | 2012-06-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102523030B (en) | Communication satellite effective load test system simulation platform | |
| Lai et al. | Fedscale: Benchmarking model and system performance of federated learning at scale | |
| CN101382968B (en) | Advanced synthesis type aviation electronic simulation system and simulation method thereof | |
| CN109379251B (en) | Automatic testing method and system for GOOSE and SV communication of relay protection device process layer | |
| CN102141962A (en) | Safety distributed test framework system and test method thereof | |
| CN103646104A (en) | Hard real-time fault diagnosis method and system | |
| CN111291503B (en) | Satellite navigation system model integration system and establishment method thereof | |
| EP3379436B1 (en) | Method and apparatus for testing design of satellite wiring harness and signal processing units | |
| CN113010393A (en) | Fault drilling method and device based on chaotic engineering | |
| CN105701277A (en) | AADL modeling based avionics system architecture real-time performance analysis method | |
| CN112799782B (en) | Model generation system, method, electronic device and storage medium | |
| CN108536972A (en) | Complex System Reliability emulation mode and system based on self-adapting intelligent body | |
| Huang et al. | A simulation-based optimization approach for reliability-aware service composition in edge computing | |
| CN110647131A (en) | Five-character integration analysis method based on model | |
| CN108876286A (en) | A kind of distributed real time processing system towards flight path processing and emi analysis | |
| CN114707236A (en) | Model-based virtual-real combined simulation test method | |
| CN114338418A (en) | Virtual-real combined information network verification platform | |
| CN113868120A (en) | Industrial software debugging method and device, computer equipment and storage medium | |
| CN109977012A (en) | Joint debugging test method, device, equipment and the computer readable storage medium of system | |
| CN105843995A (en) | Model-driven based IMA system time resource configuration verification method | |
| CN114756301B (en) | Log processing method, device and system | |
| CN116436791A (en) | Industrial Internet scene construction method, system, equipment and storage medium | |
| Abdo et al. | A Model-Based Approach for Early and Continuous Validation of Avionics Platforms up to Virtual Products and Hybrid Platforms | |
| CN113348759B (en) | Satellite comprehensive test system based on B/S and C/S mixed architecture | |
| Broderick et al. | Technique to interconnect and control co‐simulation systems |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |