CN102479271A - Auxiliary wiring method - Google Patents
Auxiliary wiring method Download PDFInfo
- Publication number
- CN102479271A CN102479271A CN2010105690221A CN201010569022A CN102479271A CN 102479271 A CN102479271 A CN 102479271A CN 2010105690221 A CN2010105690221 A CN 2010105690221A CN 201010569022 A CN201010569022 A CN 201010569022A CN 102479271 A CN102479271 A CN 102479271A
- Authority
- CN
- China
- Prior art keywords
- pin
- pins
- storer
- those
- connection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention discloses an auxiliary wiring method, which is used for calculating a wire connection manner between a plurality of first pins and second pins. In the auxiliary wiring method, connection distances from each first pin to the second pins are calculated firstly; secondly, medians of the connection distance of all the first pins are calculated; and finally, the step of calculating connection pins is repeatedly executed and the connection pins corresponding to the first pins are determined from the second pins according to the medians.
Description
Technical field
The invention relates to a kind of method of auxiliary wiring, particularly relevant for the method for the auxiliary wiring of circuit board.
Background technology
Along with day by day improving of science and technology, the data processing speed of computing machine is also more and more faster.General computing machine includes central processing unit and storer usually.Central processing unit is in order to deal with data, and storer then is to supply central processing unit to store to have handled or pending data.Because the access speed of the data processing speed of central processing unit and storer is all very quick, therefore therebetween signaling rate also very soon.
In the entity wiring of central processing unit and storer, consider that the data between central processing unit and the storer are to transmit with high speed signal, so the data line between central processing unit and storer must be isometric as far as possible.If the difference in length between data line is too big, then possibly make data transmission fails.Generally speaking, the error permissible range of data line length all can state clearly in the instructions of central processing unit and storer.
In order to make the error in length of data line in permissible range, the wiring personnel of circuit board must expend huge mental and physical efforts and time and adjust the length of data line.Therefore, need a kind of method of auxiliary wiring to help the wiring that the wiring personnel accomplish HW High Way apace.
Summary of the invention
A purpose of the present invention is that a kind of method of auxiliary wiring is being provided; In order to the connection mode between a plurality of second pins of a plurality of first pins that calculate one first electronic installation and a second electronic device, so the circuit board wiring personnel can come to accomplish apace the wiring of HW High Way according to this connection mode.
According to one embodiment of the invention, in the method for this auxiliary wiring, at first calculate the distance of each first pin to the second pin, to obtain a plurality of connection distances of each first pin.Then, calculate the median of the connection distance of all first pins.Then, repeat to connect the pin calculation procedure, from second pin, to determine the pairing connection pin of each first pin.In connecting the pin calculation procedure, at first decision is handled pin and is untreated pin from first pin, and the pin that wherein is untreated is for handling first pin beyond the pin.Then, a plurality of differences of the connection distance of computing pin and median.Then, come from second pin, to determine a selected pin as the connection pin of handling pin according to the reckling in these differences.Then, will handle pin rejects from first pin.Then, the distance that is connected that selected pin and each is untreated between pin is rejected from the connection distance of each pin that is untreated.
Description of drawings
For letting above and other objects of the present invention, characteristic and the advantage can be more obviously understandable, preceding text are special lifts a preferred embodiment, and cooperates appended accompanying drawing, elaborates as follows:
Fig. 1 is the structural representation that illustrates the applied circuit board of auxiliary wiring method of using the embodiment of the invention;
Fig. 2 is the schematic flow sheet that illustrates according to the auxiliary wiring method of the embodiment of the invention.
[main description of reference numerals]
100: circuit board 110: central processing unit
120: storer 112a～112h: the processor pin
122a～122h: storer pin
200: auxiliary wiring method 210: connect the distance calculation step
230: median calculation procedure 250: connect the pin calculation procedure
251: handle pin deciding step 253: apart from the difference calculation procedure
255: connect the selected step 257 of pin: pin is rejected step
259: connect distance and reject step
Embodiment
Please with reference to Fig. 1, it is the structural representation that illustrates the applied circuit board 100 of auxiliary wiring method of using the embodiment of the invention.Circuit board 100 comprises central processing unit 110 and storer 120; Wherein central processing unit 110 have a plurality of processor pin 112a that are connected to storer 120,112b ..., 112h, and storer 120 have a plurality of storer pin 122a, 122b ..., 122h.The processor pin is corresponding to one to one the storer pin, but does not have preset annexation between processor pin and storer pin.For example, processor pin 112a can be connected to arbitrarily storer pin 122a, 122b ..., among the 122h any one.
Please with reference to Fig. 2, it is the schematic flow sheet that illustrates according to the auxiliary wiring method 200 of the embodiment of the invention.Auxiliary wiring method 200 be in order to computation processor pin 112a, 112b ..., 112h be connected to storer pin 122a, 122b ..., 122h connection mode, and the circuit board wiring personnel can come to accomplish apace the line of central processing unit 110 and storer 120 according to this connection mode.In auxiliary wiring method 200, at first connect distance calculation step 210, to calculate the distance of each processor pin to storer pin, to obtain the connection distance of each processor pin.For example, computation processor pin 112a so can obtain pairing 8 the line distances of processor pin 112a to the line distance of storer pin 122a～122h.After each processor pin to the line distance of each storer pin 122a～122h is all calculated, can obtain the individual line distance of 64 (8x8) altogether.Then, carry out median calculation procedure 230,, promptly calculate the median of above-mentioned 64 line distances with the median of the connection distance of calculating all processor pins.Then, repeat to connect pin calculation procedure 250, with from the storer pin, determine each processor pin the pin that connects of correspondence.
In connecting pin calculation procedure 250, at first handle pin deciding step 251, handle pin, for example processor pin 112a from the processor pin, to determine one.After the processing pin was determined, remaining processor pin 112b～112h was the pin that is untreated.Then, carry out, with the connection distance of computing pin and the difference of median apart from difference calculation procedure 253.Therefore for example, processor pin 112a corresponds to storer pin 122a～122h has 8 connection distances, calculates the difference of these 8 connection distances and median respectively, to obtain 8 differences.Then, connect the selected step 255 of pin, to come according to the reckling in the difference from the storer pin, to determine the connection pin that a selected pin is used as handling pin (pin 112a).For example, when the difference of the line distance of processor pin 112a and storer pin 122a and median for hour, storer pin 122a promptly is chosen to be the line pin of processor pin 112a.Then, carry out pin and reject step 257, with from processor pin 112a is rejected from the processor pin.Because processor pin 112a has found the corresponding storer pin 122a that connects, so processor pin 112a just no longer is considered in follow-up step.Then, connect distance and reject step 259, reject from the connection distance of each pin that is untreated with the distance that is connected that each is untreated between pin will select pin.For example; When storer pin 122a has been chosen to be the connection pin of processor pin 112a; Storer pin 122a and be untreated pin 112b, 112c ..., the connection between 112h is disallowable apart from need; This is that storer pin 122a can not correspond to other processor pin again because storer pin 122a has been processed device pin 112a correspondence, and storer pin 122a also no longer is considered in follow-up step.
After finding the pairing connection pin of processor pin 112a, connect pin calculation procedure 250 and can handle next processor pin, for example in step 251, decision processor pin 112b is for handling pin.It should be noted that processor pin 112a is disallowable, so processor pin 112a can not be selected again and is used as handling pin; Moreover because processor pin 112b is decided to be the processing pin, so processor pin 112c～112h is the pin that is untreated.Then; In apart from difference calculation procedure 253; Since processor pin 112b and storer pin 122a to be connected distance disallowable, so a computation processor pin 112b and storer pin 122b～122h 7 are connected the difference of distance and median, and obtain 7 differences in view of the above.Then, connecting the selected step 255 of pin, coming from the storer pin, to determine the connection pin that a selected pin (for example being storer pin 122b) is used as processor pin 112b according to the reckling in these 7 differences.So far, the correspondence of processor pin 112b is accomplished.Then, reject in the step 257 at pin, 112b rejects from the processor pin with the processor pin, is decided to be the processing pin again to avoid processor pin 112b.Then, in connecting distance rejecting step 259, storer pin 122b is rejected from the connection distance of each pin that is untreated with the distance that is connected that is untreated between pin 112c～112h.
Can know from above-mentioned explanation; By repeating to connect pin calculation procedure 250; Can find out by the storer pin that all processor pins are corresponding; And since processor pin and respective memory pin to be connected distance be to decide with reference to median, so after the wiring personnel accomplish the wiring of all processor pins and storer pin, it is too big that the length of wiring can difference.
In addition, be the corresponding relation that comes considering processor pin and storer pin with the viewpoint of processor pin though it should be noted that present embodiment, in other embodiments of the invention, viewpoint that can also the storer pin is carried out auxiliary wiring method 200.For example; In other embodiments of the invention; Connecting distance calculation step 210 is to calculate the distance of each storer pin to processor pin; Obtaining the connection distance of each storer pin, and in follow-up step, the part that processor pin and storer pin are played the part of is transposing mutually also.In addition, said method also can be used for the arrangement of other Express Order Wire, and for example: image processor (GPU, Graphic Processing Unit) to storer, north bridge is to storer ... Deng.The above embodiments computer program capable of using is realized, after it is by computer loads, can carry out above-mentioned auxiliary wiring method.
Though the present invention discloses as above with several embodiment; Right its is not in order to limit the present invention; Any those of ordinary skill in the technical field under the present invention; Do not breaking away from the spirit and scope of the present invention, when can doing various changes and retouching, so protection scope of the present invention is as the criterion when looking the scope that the accompanying Claim book defined.
Claims (5)
1. the method for an auxiliary wiring is applicable in the computer system, and the connection mode in order between a plurality of second pins of a plurality of first pins that calculate one first electronic installation and a second electronic device is characterized in that the method for this auxiliary wiring comprises:
Calculate the distance of each those first pins to those second pin, to obtain a plurality of connection distances of each those first pin;
Calculate a median of those connection distances of all those first pins; And
Repeat one and connect the pin calculation procedure, from those second pins, to determine the pairing connection pin of each those first pin, wherein this connection pin calculation procedure comprises:
From those first pins, determine one to handle pin and at least one pin that is untreated;
Calculate those connection distances of this processing pin and a plurality of differences of this median;
Come from those second pins, to determine the connection pin of a selected pin according to the reckling in those differences as this processing pin;
Should handle pin rejects from those first pins; And
This selected pin is rejected these at least one those connection distances that are connected distance this at least one pin that is untreated from each that are untreated between pin with each.
2. the method for auxiliary wiring according to claim 1 is characterized in that, this first electronic installation is a storer.
3. the method for auxiliary wiring according to claim 2 is characterized in that, this storer is a static RAM.
4. the method for auxiliary wiring according to claim 2 is characterized in that, this storer is a dynamic RAM.
5. the method for auxiliary wiring according to claim 1 is characterized in that, this second electronic device is a central processing unit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010569022.1A CN102479271B (en) | 2010-11-25 | 2010-11-25 | Auxiliary wiring method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010569022.1A CN102479271B (en) | 2010-11-25 | 2010-11-25 | Auxiliary wiring method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102479271A true CN102479271A (en) | 2012-05-30 |
| CN102479271B CN102479271B (en) | 2014-07-23 |
Family
ID=46091915
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201010569022.1A Active CN102479271B (en) | 2010-11-25 | 2010-11-25 | Auxiliary wiring method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102479271B (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1658198A (en) * | 2004-02-16 | 2005-08-24 | 华硕电脑股份有限公司 | Computer system for checking circuit arrangement |
| CN101110090A (en) * | 2006-07-19 | 2008-01-23 | 英业达股份有限公司 | Control system for signal wire width and method thereof |
| WO2010010911A1 (en) * | 2008-07-23 | 2010-01-28 | 日本電気株式会社 | Semiconductor device and method for manufacturing same |
-
2010
- 2010-11-25 CN CN201010569022.1A patent/CN102479271B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1658198A (en) * | 2004-02-16 | 2005-08-24 | 华硕电脑股份有限公司 | Computer system for checking circuit arrangement |
| CN101110090A (en) * | 2006-07-19 | 2008-01-23 | 英业达股份有限公司 | Control system for signal wire width and method thereof |
| WO2010010911A1 (en) * | 2008-07-23 | 2010-01-28 | 日本電気株式会社 | Semiconductor device and method for manufacturing same |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102479271B (en) | 2014-07-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8806421B1 (en) | System and method for designing via of printed circuit board | |
| WO2019014523A8 (en) | Systems and methods for automated decentralized multilateral transaction processing | |
| US20120017193A1 (en) | Layout system and method of differential pair of printed circuit board | |
| CN111897660B (en) | Model deployment method, model deployment device and terminal equipment | |
| KR20210000648A (en) | Method, apparatus, electronic device and computer readable storage medium for supporting communication among chips | |
| US11023825B2 (en) | Platform as a service cloud server and machine learning data processing method thereof | |
| US8438529B1 (en) | Computing device and method for checking signal transmission line | |
| CN107547451B (en) | Multi-path server, CPU connection method and device | |
| CN108268503A (en) | A kind of storage of database, querying method and device | |
| US8839182B2 (en) | System and method for checking signal transmission line | |
| CN102479271A (en) | Auxiliary wiring method | |
| US20150006974A1 (en) | Information processing technique for supporting data setting | |
| CN107608711A (en) | Upgrade method, device, system and electronic equipment | |
| CN109995597B (en) | Network equipment fault processing method and device | |
| CN112816959B (en) | Clustering method, device, equipment and storage medium for vehicles | |
| CN111639846A (en) | Demand processing method and device, electronic equipment and computer readable storage medium | |
| CN109614246B (en) | Message processing method and device and message processing server | |
| CN105025668A (en) | Method for realizing impedance match of lines by adding through holes | |
| CN112835759A (en) | Test data processing method and device, electronic equipment and storage medium | |
| CN115237718A (en) | Link loss value confirmation method and device and electronic equipment | |
| CN114884945B (en) | Data transmission method, cloud server, device, system and storage medium | |
| CN113011494B (en) | Feature processing method, device, equipment and storage medium | |
| US11256643B2 (en) | System and method for high configurability high-speed interconnect | |
| CN114707478B (en) | Mapping table generation method, device, equipment and storage medium | |
| CN114968170B (en) | Floating point number determination and generation method, related device and computer program product |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20190620 Address after: One 509 Tongji Science and Technology Plaza, 333 Hushan Road, Changshu High-tech Industrial Development Zone, Suzhou City, Jiangsu Province Patentee after: Suzhou, Mdt InfoTech Ltd Address before: Taipei City, Taiwan Chinese Shilin District Hougang Street No. sixty-six Patentee before: Inventec Corporation |
|
| TR01 | Transfer of patent right |