CN102402631A - 一种集成电路层次网表比较方法 - Google Patents
一种集成电路层次网表比较方法 Download PDFInfo
- Publication number
- CN102402631A CN102402631A CN201010279396XA CN201010279396A CN102402631A CN 102402631 A CN102402631 A CN 102402631A CN 201010279396X A CN201010279396X A CN 201010279396XA CN 201010279396 A CN201010279396 A CN 201010279396A CN 102402631 A CN102402631 A CN 102402631A
- Authority
- CN
- China
- Prior art keywords
- unit
- hierarchical
- formation
- subelement
- hierarchy
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Description
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201010279396 CN102402631B (zh) | 2010-09-10 | 2010-09-10 | 一种集成电路层次网表比较方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201010279396 CN102402631B (zh) | 2010-09-10 | 2010-09-10 | 一种集成电路层次网表比较方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102402631A true CN102402631A (zh) | 2012-04-04 |
CN102402631B CN102402631B (zh) | 2013-04-17 |
Family
ID=45884831
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 201010279396 Active CN102402631B (zh) | 2010-09-10 | 2010-09-10 | 一种集成电路层次网表比较方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102402631B (zh) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104424056A (zh) * | 2013-08-19 | 2015-03-18 | 上海华虹宏力半导体制造有限公司 | 版图数据的层次检查方法 |
CN104715098A (zh) * | 2013-12-17 | 2015-06-17 | 北京华大九天软件有限公司 | 一种集成电路设计规则文件的优化方法 |
CN105844012A (zh) * | 2016-03-22 | 2016-08-10 | 中国科学院微电子研究所 | 一种分立器件的版图比对原理图验证方法及装置 |
CN106777416A (zh) * | 2015-11-20 | 2017-05-31 | 北京华大九天软件有限公司 | 基于拓扑关系的原理图的版本比较方法 |
CN109635488A (zh) * | 2018-12-26 | 2019-04-16 | 南京九芯电子科技有限公司 | 一种平板显示集成电路工艺设计方法及工具 |
CN113420516A (zh) * | 2021-07-15 | 2021-09-21 | 北京华大九天科技股份有限公司 | 一种优化加载电路网表的方法 |
CN116881515A (zh) * | 2023-09-07 | 2023-10-13 | 杭州行芯科技有限公司 | 对不同算法求解的电容结果进行比较的方法及电子设备 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1892661A (zh) * | 2005-07-06 | 2007-01-10 | 北京中电华大电子设计有限责任公司 | 基于等价类解决hlvs中短路问题的算法 |
US20070157140A1 (en) * | 2005-12-29 | 2007-07-05 | Holesovsky Alan L | Method and computer program product for trimming the analysis of physical layout versus schematic design comparison |
CN101162476A (zh) * | 2006-10-13 | 2008-04-16 | 上海华虹Nec电子有限公司 | 实现黑盒子lvs的方法 |
US7464350B1 (en) * | 2006-08-11 | 2008-12-09 | Xilinx, Inc. | Method of and circuit for verifying a layout of an integrated circuit device |
-
2010
- 2010-09-10 CN CN 201010279396 patent/CN102402631B/zh active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1892661A (zh) * | 2005-07-06 | 2007-01-10 | 北京中电华大电子设计有限责任公司 | 基于等价类解决hlvs中短路问题的算法 |
US20070157140A1 (en) * | 2005-12-29 | 2007-07-05 | Holesovsky Alan L | Method and computer program product for trimming the analysis of physical layout versus schematic design comparison |
US7464350B1 (en) * | 2006-08-11 | 2008-12-09 | Xilinx, Inc. | Method of and circuit for verifying a layout of an integrated circuit device |
CN101162476A (zh) * | 2006-10-13 | 2008-04-16 | 上海华虹Nec电子有限公司 | 实现黑盒子lvs的方法 |
Non-Patent Citations (2)
Title |
---|
汤炜 等: "一种新颖的集成电路版图验证方法", 《微电子学》, vol. 33, no. 2, 30 April 2003 (2003-04-30), pages 113 - 117 * |
石春琦 等: "LVS版图验证方法的研究", 《电子器件》, vol. 25, no. 2, 30 June 2002 (2002-06-30), pages 165 - 169 * |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104424056A (zh) * | 2013-08-19 | 2015-03-18 | 上海华虹宏力半导体制造有限公司 | 版图数据的层次检查方法 |
CN104424056B (zh) * | 2013-08-19 | 2017-12-05 | 上海华虹宏力半导体制造有限公司 | 版图数据的层次检查方法 |
CN104715098A (zh) * | 2013-12-17 | 2015-06-17 | 北京华大九天软件有限公司 | 一种集成电路设计规则文件的优化方法 |
CN104715098B (zh) * | 2013-12-17 | 2017-08-11 | 北京华大九天软件有限公司 | 一种集成电路设计规则文件的优化方法 |
CN106777416B (zh) * | 2015-11-20 | 2019-11-15 | 北京华大九天软件有限公司 | 基于拓扑关系的原理图的版本比较方法 |
CN106777416A (zh) * | 2015-11-20 | 2017-05-31 | 北京华大九天软件有限公司 | 基于拓扑关系的原理图的版本比较方法 |
CN105844012B (zh) * | 2016-03-22 | 2019-01-04 | 中国科学院微电子研究所 | 一种分立器件的版图比对原理图验证方法及装置 |
CN105844012A (zh) * | 2016-03-22 | 2016-08-10 | 中国科学院微电子研究所 | 一种分立器件的版图比对原理图验证方法及装置 |
CN109635488A (zh) * | 2018-12-26 | 2019-04-16 | 南京九芯电子科技有限公司 | 一种平板显示集成电路工艺设计方法及工具 |
CN113420516A (zh) * | 2021-07-15 | 2021-09-21 | 北京华大九天科技股份有限公司 | 一种优化加载电路网表的方法 |
CN113420516B (zh) * | 2021-07-15 | 2022-02-22 | 北京华大九天科技股份有限公司 | 一种优化加载电路网表的方法 |
CN116881515A (zh) * | 2023-09-07 | 2023-10-13 | 杭州行芯科技有限公司 | 对不同算法求解的电容结果进行比较的方法及电子设备 |
CN116881515B (zh) * | 2023-09-07 | 2023-12-19 | 杭州行芯科技有限公司 | 对不同算法求解的电容结果进行比较的方法及电子设备 |
Also Published As
Publication number | Publication date |
---|---|
CN102402631B (zh) | 2013-04-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102402631B (zh) | 一种集成电路层次网表比较方法 | |
CN103354522B (zh) | 一种多级流表查找方法和装置 | |
WO2016011904A1 (zh) | 数据库访问方法及装置、数据库系统 | |
CN106326222B (zh) | 一种数据处理方法和装置 | |
CN104657140A (zh) | 代码生成方法及装置 | |
US7636908B1 (en) | Generation of a specification of a network packet processor | |
CN112257366B (zh) | 一种用于等价性验证的cnf生成方法及系统 | |
US7669166B1 (en) | Generation of a specification of a processor of network packets | |
CN106599091A (zh) | 基于键值存储的rdf图结构存储和索引方法 | |
CN104732041A (zh) | 一种基于多scd模板的虚端子表自动生成方法 | |
CN104239259A (zh) | 用于与动态可重配置电路进行通信的桥接电路 | |
Schwarz et al. | Fast consensus under eventually stabilizing message adversaries | |
CN113177380A (zh) | 一种基于dummy的时序优化方法 | |
CN105306382A (zh) | 一种无缓存noc数据处理方法及noc电子元件 | |
CN105357118A (zh) | 一种基于规则的流量分类方法和系统 | |
CN103347098A (zh) | RapidIO总线互联系统的网络枚举方法 | |
Brim et al. | Distributed partial order reduction of state spaces | |
Boigelot et al. | Model checking in practice: An analysis of the access. bus™ protocol using spin | |
Im et al. | A conditional lower bound on graph connectivity in mapreduce | |
Herbreteau et al. | Improving search order for reachability testing in timed automata | |
CN108829969A (zh) | 一种基于电路布局验证的新旧电路网表比对方法与系统 | |
CN105279241A (zh) | 基于云计算的大数据处理方法 | |
US7817657B1 (en) | Circuit for processing network packets | |
CN107608780A (zh) | 一种资源树加载方法、装置及传输网管 | |
Yoneda et al. | Acceleration of timing verification method based on time Petri nets |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20200818 Address after: 100102 Beijing city two Chaoyang District Lize Road No. 2 A block 2 layer Co-patentee after: Nanjing integrated circuit design Service Industry Innovation Center Co.,Ltd. Patentee after: HUADA EMPYREAN SOFTWARE Co.,Ltd. Address before: 100102 Beijing city two Chaoyang District Lize Road No. 2 A block 2 layer Patentee before: HUADA EMPYREAN SOFTWARE Co.,Ltd. |
|
CP01 | Change in the name or title of a patent holder | ||
CP01 | Change in the name or title of a patent holder |
Address after: 100102 floor 2, block a, No.2, lizezhong 2nd Road, Chaoyang District, Beijing Patentee after: Beijing Huada Jiutian Technology Co.,Ltd. Patentee after: Nanjing integrated circuit design Service Industry Innovation Center Co.,Ltd. Address before: 100102 floor 2, block a, No.2, lizezhong 2nd Road, Chaoyang District, Beijing Patentee before: HUADA EMPYREAN SOFTWARE Co.,Ltd. Patentee before: Nanjing integrated circuit design Service Industry Innovation Center Co.,Ltd. |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20230608 Address after: 100102 floor 2, block a, No.2, lizezhong 2nd Road, Chaoyang District, Beijing Patentee after: Beijing Huada Jiutian Technology Co.,Ltd. Address before: 100102 floor 2, block a, No.2, lizezhong 2nd Road, Chaoyang District, Beijing Patentee before: Beijing Huada Jiutian Technology Co.,Ltd. Patentee before: Nanjing integrated circuit design Service Industry Innovation Center Co.,Ltd. |