CN102333212B - Bilinear two-fold upsampling method and system thereof - Google Patents

Bilinear two-fold upsampling method and system thereof Download PDF

Info

Publication number
CN102333212B
CN102333212B CN 201010226016 CN201010226016A CN102333212B CN 102333212 B CN102333212 B CN 102333212B CN 201010226016 CN201010226016 CN 201010226016 CN 201010226016 A CN201010226016 A CN 201010226016A CN 102333212 B CN102333212 B CN 102333212B
Authority
CN
China
Prior art keywords
buffering area
pixels
sampling
pixel
mean value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 201010226016
Other languages
Chinese (zh)
Other versions
CN102333212A (en
Inventor
颜乐驹
孙俊
郭宗明
肖建国
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Peking University
Peking University Founder Group Co Ltd
Beijing Founder Electronics Co Ltd
Original Assignee
Peking University
Peking University Founder Group Co Ltd
Beijing Founder Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Peking University, Peking University Founder Group Co Ltd, Beijing Founder Electronics Co Ltd filed Critical Peking University
Priority to CN 201010226016 priority Critical patent/CN102333212B/en
Publication of CN102333212A publication Critical patent/CN102333212A/en
Application granted granted Critical
Publication of CN102333212B publication Critical patent/CN102333212B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Image Processing (AREA)

Abstract

The invention, which belongs to the technology fields including image processing as well as video coding and decoding and the like, discloses a bilinear two-fold upsampling method and a system thereof. In the prior art, a bilinear upsampling mode has a low efficiency. According to the method, four buffer areas are applied, wherein the four buffer areas include a first buffer area, a second buffer area, a third buffer area, and a forth buffer area; a to-be-sampled image is input into the first buffer area; traversal is carried out on the to-be-sampled image as well as transverse pixel sampling, vertical pixel sampling and adjacent tetra-pixel sampling are respectively carried out on the to-be-sampled image; a transverse pixel sampling result is stored into the second buffer area, a vertical pixel sampling result is stored into the third buffer area and an adjacent tetra-pixel sampling result is stored into the fourth buffer area; and pixels in the four buffer areas are arranged interlacedly and then an image after the sampling is output. According to the invention, the method and the system are mainly utilized for carrying out bilinear two-fold upsampling processing on an image.

Description

A kind of bilinearity twice top sampling method and system
Technical field
The invention belongs to technical fields such as image processing, coding and decoding video, be specifically related to a kind of bilinearity twice top sampling method and system.
Background technology
In recent years, along with image is handled, the continuous development of video coding and decoding technology, people require more and more higher to the flexibility that presents of image and video.For example, the amplification of image is dwindled, and the Compression and Expansion of video wherein all relates to Sampling techniques up and down.Especially in scalable video, codec inside all needs down-sampling, to support the spatial domain characteristic of telescopic.
Picture up-sampling is the process that produces high-resolution from lower resolution image, just increases image resolution ratio.The up-sampling technology has a variety of, from the simplest nearest-neighbor sampling, arrives comparatively complicated Lanczos sampling etc.Minimum and the realization easily of the operand of nearest-neighbor sampling, but effect is the poorest.The Lanczos method of sampling is the replacer of BicubicResize, and more accurate, sharper keen image quality can be provided, but its program complexity, elapsed time are long.Handle for image, adopt complexity, the method for sampling more consuming time are rational in order to improve image quality.Yet for Video Applications, the requirement of real-time, synchronism is primary.The bilinearity up-sampling is comparatively simply a kind of in the up-sampling algorithm, because its speed is very fast, sample effect is better, thereby is widely used.
The output pixel value of bilinearity sampling method is the mean value of its 2 * 2 field sampled point in input picture, exactly according to around the pixel value of immediate four points by the weighted average calculation pixel value that makes new advances.The gray value of 4 pixels is at level and the enterprising row interpolation of vertical both direction around its basis.The more typical application scenario of bilinearity up-sampling is to carry out the twice up-sampling.Existing bilinearity top sampling method is the universal method at many times of up-samplings, adopts multiplication calculating sampling result and since multiplication calculate consuming time more, speed is slower, so sampling efficiency is lower.
Summary of the invention
At the defective that exists in the prior art, technical problem to be solved by this invention provides a kind of efficient high bilinearity twice top sampling method and system.
For solving the problems of the technologies described above, the technical solution used in the present invention is as follows:
A kind of bilinearity twice top sampling method may further comprise the steps:
(1) four buffering areas of application are respectively first buffering area, second buffering area, the 3rd buffering area and the 4th buffering area;
(2) will treat that sampled images is input to first buffering area;
(3) traversal is treated sampled images, treats sampled images respectively and carries out pixels across sampling, vertically pixel sampling and adjacent four pixels sampling; Deposit the pixels across sampled result in second buffering area, deposit vertical pixel sampling result in the 3rd buffering area, deposit the adjacent four pixels sampled result in the 4th buffering area;
(4) pixel in four buffering areas is carried out staggered, output sampling back image.
A kind of bilinearity twice up-sampling system comprises
Be used for the buffer storage of application buffering area, four buffering areas of described buffer storage application are respectively first buffering area, second buffering area, the 3rd buffering area and the 4th buffering area; Described first buffering area is used for buffer memory and treats sampled images, described second buffering area is used for buffer memory pixels across sampling gained pixel, described the 3rd buffering area is used for the vertical pixel sampling gained of buffer memory pixel, and described the 4th buffering area is used for buffer memory adjacent four pixels sampling gained pixel;
Be used for to treat that sampled images is input to the input unit of first buffering area;
Be used for treating sampled images and carry out pixels across sampling, vertically pixel sampling and adjacent four pixels sampling, and deposit the pixels across sampled result in second buffering area, deposit vertical pixel sampling result in the 3rd buffering area, the adjacent four pixels sampled result is deposited in the sampling apparatus of the 4th buffering area;
Staggered for four buffering area pixels are carried out, the output device of output sampling back image.
The method of the invention and system, by treating that sampled images carries out pixels across sampling, vertically pixel sampling and adjacent four pixels sampling, and sampled result deposited in the different buffering areas, the mode of pixel in staggered four buffering areas has again improved the efficient of image bilinearity twice up-sampling greatly.And, in sampling process, by calculating the mode of neighbor mean value, replaced multiplication calculating, thereby reduced computing time, accelerated sample rate.
Description of drawings
Fig. 1 is the structured flowchart of the twice of bilinearity described in embodiment up-sampling system;
Fig. 2 is the flow chart of the twice of bilinearity described in embodiment top sampling method;
Fig. 3 is buffering area initial address 16 byte-aligned schematic diagrames in the embodiment;
Fig. 4 treats sampled images pixel distribution schematic diagram in the embodiment;
Fig. 5 is the staggered schematic diagram of pixel in four buffering areas in the embodiment.
Embodiment
Describe the present invention below in conjunction with embodiment and accompanying drawing.
Fig. 1 has shown the structured flowchart of the up-sampling of bilinearity twice described in present embodiment system.This system comprises buffer storage 12, the input unit 11 that is connected with buffer storage 12 and sampling apparatus 13, and the output device 14 that is connected with sampling apparatus 13.
Buffer storage 12 is used for the application buffering area, applies for four buffering areas in the present embodiment altogether, respectively called after first buffering area (O buffering area), second buffering area (H buffering area), the 3rd buffering area (V buffering area) and the 4th buffering area (HV buffering area).The O buffering area is used for buffer memory and treats sampled images, and the H buffering area is used for buffer memory pixels across sampling gained pixel, and the V buffering area is used for the vertical pixel sampling gained of buffer memory pixel, and the HV buffering area is used for buffer memory adjacent four pixels sampling gained pixel.
Input unit 11 is used for treating that sampled images is input to the O buffering area.
Sampling apparatus 13 is used for treating sampled images and carries out pixels across sampling, vertically pixel sampling and adjacent four pixels sampling, and deposit the pixels across sampled result in the H buffering area, deposit vertical pixel sampling result in the V buffering area, deposit the adjacent four pixels sampled result in the HV buffering area.
Output device 14 is used for four buffering area pixels are carried out staggered, output sampling back image.
Fig. 2 has shown and adopts system shown in Figure 1 to carry out the method flow diagram of bilinearity twice up-sampling.This method may further comprise the steps:
(1) buffer storage 12 is at first applied for four buffering areas, respectively called after O buffering area, H buffering area, V buffering area and HV buffering area.The size of each buffering area all is not less than the size for the treatment of sampled images, and is 16 multiple.
After applying for four buffering areas, also comprise the operation of the initial address of each buffering area being carried out 16 byte-aligned.In the present embodiment, 16 byte alignment operation in the following way:
For 32 application programs, at first when each buffering area of application, additionally apply for 19 byte spaces; The initial address P of log buffer with carrying out the upwards alignment of 16 bytes after the P+4 byte, obtains Q then.For 64 application programs, when each buffering area of application, additionally apply for 23 byte spaces; The initial address P of log buffer with carrying out the upwards alignment of 16 bytes after the P+8 byte, obtains Q.Wherein 4 bytes and 8 bytes are the size of pointer.Prolong after the end address of buffering area is corresponding, guarantee the big or small constant of buffering area.16 byte-aligned for 32 application programs, write P in the place ahead 4 bytes of Q after handling; For 64 application programs, P is write in the place ahead 8 bytes of Q.
For example, as shown in Figure 3, the original position P that establishes certain buffering area is 10, and P is moved right arrives the R position after 4 bytes, and R is 14; With 2 bytes of 16 phase ratios, arrive the Q position after 2 bytes that move right again, this moment, the current original position Q of buffering area was 16, had reached the alignment purpose.Owing to applied for 19 or 23 bytes, so the size of buffering area can remain unchanged more.
When the buffer release district, Q is deducted 4 bytes (64 application programs are 8 bytes) obtain P, discharge P and get final product.
(2) input unit 11 will treat that sampled images (original image) is input to the O buffering area, as the up-sampling source data.
(3) sampling apparatus 13 traversals are treated sampled images, treat sampled images respectively and carry out pixels across sampling, vertically pixel sampling and adjacent four pixels sampling.Deposit the pixels across sampled result in the H buffering area, deposit vertical pixel sampling result in the V buffering area, deposit the adjacent four pixels sampled result in the HV buffering area.
Be example with original image shown in Figure 4, its pixel is 10 * 10 matrixes, and pixel is represented in the crosspoint of row and column.The process of pixels across sampling is as follows: traversal is treated sampled images, and at first the mean value of calculating pixel 00 (the 0th row the 0th row pixel, the implication of the expression mode that other pixels are identical by that analogy) and pixel 01 deposits the 0th row the 0th column position in the H buffering area in; The mean value of calculating pixel 01 and pixel 02 deposits the 0th row the 1st column position in the H buffering area in then; The mean value of calculating pixel 02 and pixel 03 deposits the 0th row the 2nd column position in the H buffering area in again; By that analogy.After handling first row, identical with handling first row again mode is handled second row, and up to handling all row, the pixels across sampling finishes.The sampled result of storing in the H buffering area is as shown in the table:
A(00,01) A(01,02) A(02,03) A(03,04) A(04,05) A(05,06) A(06,07) A(07,08) A(08,09)
A(10,11) A(11,12) A(12,13) A(13,14) A(14,15) A(15,16) A(16,17) A(17,18) A(18,19)
A(20,21) A(21,22) A(22,23) A(23,24) A(24,25) A(25,26) A(26,27) A(27,28) A(28,29)
A(30,31) A(31,32) A(32,33) A(33,34) A(34,35) A(35,36) A(36,37) A(37,38) A(38,39)
A(40,41) A(41,42) A(42,43) A(43,44) A(44,45) A(45,46) A(46,47) A(47,48) A(48,49)
A(50,51) A(51,52) A(52,53) A(53,54) A(54,55) A(55,56) A(56,57) A(57,58) A(58,59)
A(60,61) A(61,62) A(62,63) A(63,64) A(64,65) A(65,66) A(66,67) A(67,68) A(68,69)
A(70,71) A(71,72) A(72,73) A(73,74) A(74,75) A(75,76) A(76,77) A(77,78) A(78,79)
A(80,81) A(81,82) A(82,83) A(83,84) A(84,85) A(85,86) A(86,87) A(87,88) A(88,89)
A(90,91) A(91,92) A(92,93) A(93,94) A(94,95) A(95,96) A(96,97) A(97,98) A(98,99)
Wherein, A represents mean value, the mean value of A (00,01) expression pixel 00 and pixel 01, and the mean value of A (01,02) expression pixel 01 and pixel 02, by that analogy.
Vertically the process of pixel sampling is as follows: traversal is treated sampled images, and at first the mean value of calculating pixel 00 and pixel 10 deposits the 0th row the 0th column position in the V buffering area in; The mean value of calculating pixel 10 and pixel 20 deposits the 1st row the 0th column position in the V buffering area in then; The mean value of calculating pixel 20 and pixel 30 deposits the 2nd row the 0th column position in the V buffering area in again; By that analogy.After handling first row, handle secondary series in the mode identical with handling first row, up to handling all row, vertically pixel sampling finishes.The sampled result of storing in the V buffering area is as shown in the table:
Figure BSA00000188670100061
Wherein, A represents mean value, the mean value of A (00,10) expression pixel 00 and pixel 10, and the mean value of A (10,20) expression pixel 10 and pixel 20, by that analogy.
When vertical pixel sampling calculating pixel mean value, can adopt parallel averaging instruction to carry out parallel computation, can improve computational efficiency like this.For example adopt the PAVGB instruction in SSE (Streaming SIMD Extensions, single-instruction multiple-data stream (SIMD) expansion) instruction set or the SSE2 instruction set.If adopt the parallel averaging instruction of PAVGB in the SSE instruction set, then an instruction can be handled 8 pixels synchronously; If adopt the parallel averaging instruction of PAVGB in the SSE2 instruction set, then an instruction can be handled 16 pixels synchronously.
The process of adjacent four pixels sampling is as follows: traversal is treated sampled images, and at first the mean value of calculating pixel 00, pixel 01, pixel 10 and pixel 11 deposits the 0th row the 0th column position in the HV buffering area in.So-called adjacent four pixels refers to constitute adjacent four pixels on four summits of a square, as the pixel 00 among Fig. 4, pixel 01, pixel 10 and pixel 11.The mean value of calculating pixel 01, pixel 02, pixel 11 and pixel 12 deposits the 0th row the 1st column position in the HV buffering area in then.The mean value of calculating pixel 02, pixel 03, pixel 12 and pixel 13 deposits the 0th row the 2nd column position in the HV buffering area in again.By that analogy.After handling first row and second row, handle second row and the third line in the mode identical with second row with handling first row.By that analogy, up to disposing.
Owing to carrying out pixels across when sampling, as calculated the mean value of horizontal adjacent two pixels, therefore when calculating the mean value of adjacent four pixels, can utilize the result of horizontal sampling.For example, the mean value of calculating pixel 00, pixel 01, pixel 10 and pixel 11 can take out the mean value of pixel 00 and pixel 01 earlier from the H buffering area, represent with A; Take out the mean value of pixel 10 and pixel 11 again, represent with B; Then the mean value of pixel 00, pixel 01, pixel 10 and pixel 11 namely can obtain by the mean value that calculates A and B.Like this, can accelerate computational speed.The sampled result of storing in the HV buffering area is as shown in the table:
Figure BSA00000188670100071
Figure BSA00000188670100081
Wherein, A represents mean value, the mean value of A (00,01,10,11) expression pixel 00, pixel 01, pixel 10 and pixel 11, and the mean value of A (01,02,11,12) expression pixel 01, pixel 02, pixel 11 and pixel 12, by that analogy.
When adjacent four pixels sampling calculating pixel mean value, also can adopt parallel averaging instruction to carry out parallel computation, for example adopt the parallel averaging instruction in SSE instruction set or the SSE2 instruction set.If adopt the parallel averaging instruction in the SSE instruction set, then an instruction can be handled 8 pixels synchronously; If adopt the parallel averaging instruction in the SSE2 instruction set, then an instruction can be handled 16 pixels synchronously.
(4) output device 14 pixel in four buffering areas is carried out staggered, output sampling back image.
Insert the mean value of these two pixels in the H buffering area between two neighbors of the every row of image in the O buffering area, between two neighbors of every row, insert the mean value of these two pixels in the V buffering area, the mean value of these four pixels in the center position insertion HV of adjacent four pixels buffering area.After all arranging, the image output after obtaining to sample.
For example, as shown in Figure 5, A, B, C, D, E, F, G, H, I are original image pixels in the O buffering area, insert the mean value of pixel A and B in the H buffering area between pixel A and B, between pixel B and C, insert the mean value of pixel B and C in the H buffering area, by that analogy.Between pixel A and D, insert the mean value of pixel A and D in the V buffering area, between pixel D and G, insert the mean value of pixel D and G in the V buffering area, by that analogy.Enter the mean value of pixel A, B, D and E in the HV buffering area at the center position of pixel A, B, D and E, enter the mean value of pixel B, C, E and F in the HV buffering area at the center position of pixel B, C, E and F, by that analogy.
Arrange pixel in four buffering areas, can utilize MMX (Multi Media eXtension, multimedia extension) the staggered instruction of the parallel integer of PUNPCKHBW, the PUNPCKLBW in instruction set or the SSE2 instruction set walks abreast and arranges, and can improve the efficient of pixel arrangement like this.If adopt the staggered instruction of parallel integer in the MMX instruction set, then an instruction can be handled 8 pixels synchronously; If adopt the staggered instruction of parallel integer in the SSE2 instruction set, then an instruction can be handled 16 pixels synchronously.
Obviously, those skilled in the art can carry out various changes and modification to the present invention and not break away from the spirit and scope of the present invention.Like this, if of the present invention these are revised and modification belongs within the scope of claim of the present invention and equivalent technology thereof, then the present invention also is intended to comprise these changes and modification interior.

Claims (12)

1. bilinearity twice top sampling method may further comprise the steps:
(1) four buffering areas of application are respectively first buffering area, second buffering area, the 3rd buffering area and the 4th buffering area; In described four buffering areas, the size of each buffering area is not less than the size for the treatment of sampled images, and is 16 multiple;
(2) will treat that sampled images is input to first buffering area;
(3) traversal is treated sampled images, treats sampled images respectively and carries out pixels across sampling, vertically pixel sampling and adjacent four pixels sampling; Deposit the pixels across sampled result in second buffering area, deposit vertical pixel sampling result in the 3rd buffering area, deposit the adjacent four pixels sampled result in the 4th buffering area;
(4) pixel in four buffering areas is carried out staggered, output sampling back image; It is as follows that pixel in four buffering areas is carried out staggered method:
Insert the mean value of these two pixels in second buffering area between two neighbors of the every row of image in first buffering area, between two neighbors of every row, insert the mean value of these two pixels in the 3rd buffering area, insert the mean value of these four pixels in the 4th buffering area at the center position of adjacent four pixels.
2. the method for claim 1, it is characterized in that: step also comprises the operation of the initial address of four buffering areas being carried out 16 byte-aligned in (1).
3. method as claimed in claim 2, it is characterized in that: the method for the address of each buffering area being carried out 16 byte alignment operation is as follows:
For 32 application programs, when each buffering area of application, additionally apply for 19 byte spaces;
The initial address p of log buffer will carry out the upwards alignment of 16 bytes after p+4 the byte;
Prolong after the end address of buffering area is corresponding, guarantee the big or small constant of buffering area.
4. method as claimed in claim 2, it is characterized in that: the method for the address of each buffering area being carried out 16 byte alignment operation is as follows:
For 64 application programs, when each buffering area of application, additionally apply for 23 byte spaces;
The initial address p of log buffer will carry out the upwards alignment of 16 bytes after the P+8 byte;
Prolong after the end address of buffering area is corresponding, guarantee the big or small constant of buffering area.
5. the method for claim 1 is characterized in that: the method that the sampling of pixels across described in the step (3) is adopted is as follows:
Traversal is treated sampled images, treats each row pixel of sampled images, calculates the mean value of adjacent two pixels, as the pixels across sampled result.
6. the method for claim 1 is characterized in that: vertically the method that adopts of pixel sampling is as follows described in the step (3):
Traversal is treated sampled images, treats each row pixel of sampled images, calculates the mean value of adjacent two pixels, as vertical pixel sampling result.
7. method as claimed in claim 6 is characterized in that: the mean value of adjacent two pixels of described calculating adopts parallel averaging instruction to carry out parallel computation.
8. the method for claim 1 is characterized in that: the method that the sampling of adjacent four pixels described in the step (3) is adopted is as follows:
Traversal is treated sampled images, treats four adjacent pixels of sampled images, and calculating mean value is as the adjacent four pixels sampled result.
9. method as claimed in claim 5 is characterized in that: the method that the sampling of adjacent four pixels described in the step (3) is adopted is as follows:
Obtain the mean value A of top two pixels in the adjacent four pixels and the mean value B of following two pixels, calculate the mean value of A and B, as the mean value of adjacent four pixels.
10. method as claimed in claim 9 is characterized in that: the mean value of described adjacent four pixels adopts parallel averaging instruction to carry out parallel computation.
11. method as claimed in claim 10 is characterized in that: describedly pixel in four buffering areas is carried out staggered method be: adopt the staggered instruction of parallel integer to walk abreast staggered to pixel in four buffering areas.
12. a bilinearity twice up-sampling system comprises
The buffer storage (12) that is used for the application buffering area, four buffering areas of described buffer storage (12) application are respectively first buffering area, second buffering area, the 3rd buffering area and the 4th buffering area; Described first buffering area is used for buffer memory and treats sampled images, described second buffering area is used for buffer memory pixels across sampling gained pixel, described the 3rd buffering area is used for the vertical pixel sampling gained of buffer memory pixel, and described the 4th buffering area is used for buffer memory adjacent four pixels sampling gained pixel; In described four buffering areas, the size of each buffering area is not less than the size for the treatment of sampled images, and is 16 multiple;
Be used for to treat that sampled images is input to the input unit of first buffering area (11);
Be used for treating sampled images and carry out pixels across sampling, vertically pixel sampling and adjacent four pixels sampling, and deposit the pixels across sampled result in second buffering area, deposit vertical pixel sampling result in the 3rd buffering area, the adjacent four pixels sampled result is deposited in the sampling apparatus (13) of the 4th buffering area;
And staggered for four buffering area pixels are carried out, the output device (14) of output sampling back image; It is as follows that output device carries out staggered mode with pixel in four buffering areas:
Insert the mean value of these two pixels in second buffering area between two neighbors of the every row of image in first buffering area, between two neighbors of every row, insert the mean value of these two pixels in the 3rd buffering area, insert the mean value of these four pixels in the 4th buffering area at the center position of adjacent four pixels.
CN 201010226016 2010-07-14 2010-07-14 Bilinear two-fold upsampling method and system thereof Expired - Fee Related CN102333212B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201010226016 CN102333212B (en) 2010-07-14 2010-07-14 Bilinear two-fold upsampling method and system thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201010226016 CN102333212B (en) 2010-07-14 2010-07-14 Bilinear two-fold upsampling method and system thereof

Publications (2)

Publication Number Publication Date
CN102333212A CN102333212A (en) 2012-01-25
CN102333212B true CN102333212B (en) 2013-07-17

Family

ID=45484799

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201010226016 Expired - Fee Related CN102333212B (en) 2010-07-14 2010-07-14 Bilinear two-fold upsampling method and system thereof

Country Status (1)

Country Link
CN (1) CN102333212B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103546752B (en) * 2013-10-15 2016-10-05 华南理工大学 A kind of picture size based on hardware concurrent framework compression traversal method

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101094304A (en) * 2006-06-23 2007-12-26 凌阳科技股份有限公司 Image-zooming system capable of saving memory
CN101409766A (en) * 2007-12-27 2009-04-15 华为技术有限公司 Image-scaling method and apparatus
CN101616249A (en) * 2009-07-28 2009-12-30 谭洪舟 Video scaling device based on bicubic interpolation
CN101742080A (en) * 2008-11-04 2010-06-16 深圳市融创天下科技发展有限公司 Method for amplifying video image by 4/3 times

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101094304A (en) * 2006-06-23 2007-12-26 凌阳科技股份有限公司 Image-zooming system capable of saving memory
CN101409766A (en) * 2007-12-27 2009-04-15 华为技术有限公司 Image-scaling method and apparatus
CN101742080A (en) * 2008-11-04 2010-06-16 深圳市融创天下科技发展有限公司 Method for amplifying video image by 4/3 times
CN101616249A (en) * 2009-07-28 2009-12-30 谭洪舟 Video scaling device based on bicubic interpolation

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
双线性插值图像放大算法优化及硬件实现;帅金晓等;《核电子学与探测技术》;20090131;第29卷(第1期);55-58 *
基于双线性插值的图像缩放算法的研究与实现;王森等;《计算机应用》;20080725;第27卷(第7期);35、44、45 *
帅金晓等.双线性插值图像放大算法优化及硬件实现.《核电子学与探测技术》.2009,第29卷(第1期),55-58.
王森等.基于双线性插值的图像缩放算法的研究与实现.《计算机应用》.2008,第27卷(第7期),35、44、45.

Also Published As

Publication number Publication date
CN102333212A (en) 2012-01-25

Similar Documents

Publication Publication Date Title
TWI690896B (en) Image processor, method performed by the same, and non-transitory machine readable storage medium
US8989509B2 (en) Streaming wavelet transform
CN104952037B (en) Image file Zoom method and system
CN102158694B (en) Remote-sensing image decompression method based on GPU (Graphics Processing Unit)
CN109889846B (en) Method and device for compressing and decompressing Demura table data and coding and decoding system
CN103929649A (en) Reconstruction method for video compressed sensing
CN102222317A (en) Image scaling method and system
CN105847800A (en) Image compression method based on all phase discrete sine double orthogonal transformation and system
WO2018023847A1 (en) Processor and method for scaling image
CN101599167B (en) Access method of memory
CN104952088A (en) Method for compressing and decompressing display data
CN101083769B (en) Coder/decoder and coding/decoding method for processing N bit video data
Jung et al. A fast deconvolution-based approach for single-image super-resolution with GPU acceleration
CN102333212B (en) Bilinear two-fold upsampling method and system thereof
Gankhuyag et al. Skip-concatenated image super-resolution network for mobile devices
Gao et al. Multi-branch aware module with channel shuffle pixel-wise attention for lightweight image super-resolution
CN109102463B (en) Super-resolution image reconstruction method and device
CN1893651A (en) System of intra-picture complexity preprocessing
CN102842123B (en) Sparse-region residual error compensating and revising method for improving marginal definition during image sampling
CN104184981A (en) Low-resolution display method and device based on downsampling
CN102547263B (en) The inverse discrete cosine transform of variable complexity is tabled look-up fast algorithm
CN103327332B (en) The implementation method of 8 × 8IDCT conversion in a kind of HEVC standard
CN104185030A (en) JPEG 2000 image uncompressing implementation method based on GPU
Miura et al. Image quality improvement for learning-based super-resolution with PCA
US9819951B2 (en) Image processing method, devices and system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20130717

Termination date: 20190714