CN102314320A - High-speed storage system for hardware - Google Patents
High-speed storage system for hardware Download PDFInfo
- Publication number
- CN102314320A CN102314320A CN2010102191895A CN201010219189A CN102314320A CN 102314320 A CN102314320 A CN 102314320A CN 2010102191895 A CN2010102191895 A CN 2010102191895A CN 201010219189 A CN201010219189 A CN 201010219189A CN 102314320 A CN102314320 A CN 102314320A
- Authority
- CN
- China
- Prior art keywords
- main board
- control main
- hard disk
- circuit
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Abstract
The invention discloses a high-speed storage system for hardware, which comprises a plurality of pieces of hardware, a first control main board, a second control main board and a back board used for connecting the first control main board and the second control main board to the plurality of pieces of hardware, wherein each control main board comprises a control chip and a connector; a plurality of first circuits connected between the control chip and the connector are arranged on each control main board; the first circuits on each control main board correspond to the hardware; the first circuits of the first control main board are in mirror symmetry with the first circuits of the second control main board; and the hierarchy type of the first circuits of the first control main board and the hierarchy type of the first circuits of the first circuits of the second control main board are sequentially reversed.
Description
Technical field
The present invention relates to a kind of high speed stocking system that is used for hard disk.
Background technology
In the jumbo high speed stocking system; Since to the visit of data have sudden height, problem such as big, some accessing operation longer duration of volume of transmitted data in the unit interval, crucial high efficiency, the reliability and security that is to guarantee data transmission in this high speed stocking system usually.Therefore, can comprise a plurality of control main board that are connected with each hard disk of the hard disk array of high speed stocking system in the high speed stocking system usually, said a plurality of hard disks are carried out the storage of data simultaneously and read through a plurality of control main board.
As shown in Figure 1, this high speed stocking system 10 comprises 24 hard disks 13 and first control main board 11 that is connected with each hard disk 13 respectively and second control main board 12.First, second control main board 11,12 is connected with said hard disk 13 through a middle backboard 14.Each control main board 11,12 comprises a control chip 110,120 and a connector 112,122 that connects with this control chip 110,120.Be laid with on each control main board 11,12 and be connected in this control chip 110,120 and connector 112, some first circuits 113,123 between 122.One side of this centre backboard 14 is provided with respectively first interface 141 and second interface 142 corresponding with the connector of first, second control main board 11,12 112,122, and the opposite side of this centre backboard 14 is provided with some and hard disk 13 connectivity port 146 one to one.Be laid with correspondence on this centre backboard 14 and be connected in some second circuits 144,145 between said interface 141,142 and the said connectivity port 146.The connector 112,122 of each control main board 11,12 is electrically connected with the interface 141,142 of middle backboard 14, thereby realizes between control chip 110,120 and each hard disk 13 through one group of first corresponding circuit 113,123 and 144,145 electrical connections of second circuit.
Yet because said hard disk 13 is along the position relation that middle backboard 14 is arranged in order, same interface 141 (142) is uneven in length with second circuit 144 (145) between the different hard disks 13.Simultaneously; First circuit, 113 (123) length corresponding with each hard disk 13 in the same control main board 11 (12) are also unequal; Make control main board 11,12 through connector 112,122 when interface 141,142 on the middle backboard 14 is connected with each hard disk 13; Difference between the total line length between the total line length between first control chip 110 to each hard disk 13 and second control chip 120 to each hard disk 13 is very big, wherein, the total line length between first control chip 110 to each hard disk 13 is defined as the first passage total length; Total line length between second control chip 120 to each hard disk 13 is defined as the second channel total length, and is as shown in table 1 below:
Table 1
| Hard disk | First line length in each control main board | First is interfaced to second line length of hard disk | Second is interfaced to second line length of hard disk | The first passage total length | The second channel total length |
| 1 | 2070.49 | 10812 | 1810 | 12882.49 | 3880.49 |
| 2 | 1933.39 | 10251 | 1671 | 12184.39 | 3604.39 |
| 3 | 1776.09 | 9890 | 2229 | 11666.09 | 4005.09 |
| 4 | 1639.92 | 10235 | 2880 | 11874.92 | 4519.92 |
| 5 | 1629.76 | 8436 | 3449 | 10065.76 | 5078.76 |
| 6 | 1571.38 | 7863 | 4060 | 9434.38 | 5631.38 |
| 7 | 1572.09 | 12221 | 2286 | 13793.09 | 3858.09 |
| 8 | 1473.55 | 11010 | 2828 | 12483.55 | 4301.55 |
| 9 | 1530.79 | 9670 | 3398 | 11200.79 | 4928.79 |
| 10 | 1504.09 | 8640 | 4090 | 10144.09 | 5594.09 |
| 11 | 1553.69 | 7926 | 4553 | 9479.69 | 6106.69 |
| 12 | 1604.88 | 7041 | 5306 | 8645.88 | 6910.88 |
| 13 | 1637.18 | 5503 | 5569 | 7140.18 | 7206.18 |
| 14 | 1725.96 | 4908 | 7444 | 6633.96 | 9169.96 |
| 15 | 2430.9 | 4350 | 8314 | 6780.9 | 10744.9 |
| 16 | 2518.5 | 3786 | 10244 | 6304.5 | 12762.5 |
| 17 | 2618.87 | 3289 | 11483 | 5907.87 | 14101.87 |
| 18 | 2558.85 | 2862 | 12589 | 5420.85 | 15147.85 |
| 19 | 3746.58 | 2578 | 9425 | 6324.58 | 13171.58 |
| 20 | 3828.64 | 2251 | 10441 | 6079.64 | 14269.64 |
| 21 | 3971.15 | 2629 | 11333 | 6600.15 | 15304.15 |
| 22 | 3989.03 | 3289 | 11382 | 7278.03 | 15371.03 |
| 23 | 4219.6 | 3991 | 12085 | 8210.6 | 16304.6 |
| 24 | 4358.51 | 4607 | 12711 | 8965.51 | 17069.51 |
Can know by the data in the above table; The maximal value of second channel total length is the total line length between second control chip and the 24 hard disk; This maximal value has been grown roughly 3 inches than the maximal value of the total line length between first control chip and each hard disk; And the numerical value of the total line length between this second control chip and many hard disks is all bigger, thereby makes that the overall transfer characteristic between second control chip and the said hard disk is very poor.
Summary of the invention
In view of this, in fact be necessary to provide between a kind of control main board and each hard disk transport property than the high speed stocking system of balance.
A kind of high speed stocking system that is used for hard disk; Comprise a plurality of hard disks, one first control main board, one second control main board and the backboard that first control main board and second control main board are connected with said a plurality of hard disks; Each control main board comprises a control chip and a connector; Be laid with some first circuits that are connected between said control chip and the connector on each control main board; First circuit on each control main board is corresponding each other with hard disk, the first circuit mirror image symmetry of first circuit of first control main board and second control main board, and the layer of first circuit of first control main board is other and the layer of first circuit of second control main board is not put upside down successively.
Compared with prior art; The first circuit mirror image symmetry of first circuit of first control main board of this high speed stocking system and second control main board; And the layer of first circuit of first control main board is other and the layer of first circuit of second control main board is not put upside down successively; Thereby make that the maximal value of total line length obviously reduces between control chip and each hard disk of second control main board; And the total line length between the control chip of second control main board to each hard disk levels off to the total line length between control chip to each hard disk of first control main board; Make that transport property is greatly improved between second control main board and the said hard disk, the transport property in this high speed stocking system between first, second control main board to each hard disk is balance more.
With reference to the accompanying drawings, in conjunction with specific embodiment the present invention is done further description.
Description of drawings
Fig. 1 is the schematic block diagram that is used for the high speed stocking system of hard disk in the prior art.
Fig. 2 is the schematic block diagram that is used for the high speed stocking system of hard disk in one embodiment of the invention.
The main element symbol description
| The high speed stocking system | 10、20 |
| First control main board | 11、21 |
| First control chip | 110、210 |
| Connector | 112、122、212、222 |
| First circuit | 113、123、213、223 |
| Second control main board | 12、22 |
| Second control chip | 120、220 |
| Hard disk | 13、230 |
| Middle backboard | 14、24 |
| First interface | 141、241 |
| Second interface | 142、242 |
| Second circuit | 144、145、244、245 |
| The connectivity port | 146、246 |
| |
23 |
Embodiment
See also Fig. 2, for be used in one embodiment of the invention hard disk high speed stocking system 20, this high speed stocking system 20 comprises backboard 24 in the middle of a hard disk array 23, one first control main board 21, one second control main board 22 and.
This hard disk array 23 comprises the some hard disks 230 that are arranged in order.In the present embodiment, the quantity of said hard disk 230 is 24.
This first control main board 21 comprises one first control chip 210 and one first connector 212 that is connected with this first control chip 210.Be laid with some first circuits 213 that are connected between this first control chip 210 and first connector 212 on this first control main board 21.Said first circuit 213 respectively with hard disk array 23 in hard disk 230 corresponding each other.For the ease of more clearly explaining, only schematically having drawn among Fig. 2 is connected in four first circuits 213 between first control chip 210 and first connector 212.
This second control main board 22 comprises one second control chip 220 and one second connector 222 that is connected with this second control chip 220.Be laid with some first circuits 223 that are connected between second control chip 220 and second connector 222 on this second control main board 22.Said first circuit 223 respectively with hard disk array 23 in hard disk 230 corresponding each other, equally for the ease of explaining that more clearly only schematically having drawn among Fig. 2 is connected in four first circuits 223 between second control chip 220 and second connector 222.Wherein, First circuit 223 on second control main board 22 and first circuit 213 of first control main board 21 are mirror image and are symmetrical set, and the layer that first circuit 223 belongs on second control main board 22 is not put upside down with the layer that first circuit 213 belongs on first control main board 21 not in proper order successively.
One side of this centre backboard 24 be provided with respectively with first control main board 21 and second control main board 22 on connector 212,222 mutual corresponding first interface 241 and second interfaces 242.Be laid with on this centre backboard 24 and be connected in second circuit 244 between first interface 241 and each hard disk 230 and be connected in second circuit 245 between second interface 242 and each hard disk 230.The opposite side of this centre backboard 24 is provided with respectively and said hard disk 230 mutual corresponding some connectivity ports 246.Said second circuit 244 is connected between this first interface 241 and each connectivity port 246, and said second circuit 245 is connected between this second interface 242 and each connectivity port 246.Equally for the ease of more clearly explanation, only show among Fig. 2 first interface 241 respectively with mutual corresponding two second circuits 244 of first hard disk 230 and the 24 hard disk 230 and second interface 242 respectively with first hard disk 230 and the 24 hard disk 230 mutual two second corresponding circuits 245.
Said first, second control main board 21,22 through first, second connector 212,222 respectively with middle backboard 24 on first, second interface 241,242 corresponding connection, thereby realize passing through one group of first corresponding circuit 213,223 and 244,245 electrical connections of second circuit between first, second control chip 210,220 and each hard disk 230.Because first circuit 223 of second control main board 22 and first circuit 213 of first control main board 21 are mirror image and are symmetrical set; And the layer of first circuit 213 of not relative first control main board 21 of layer of first circuit 223 of second control main board 22 is not put upside down in regular turn; Therefore, first control main board 21 successively with the length of first to the 24 hard disk 230 corresponding first circuits 213 respectively with second control main board 22 successively with the equal in length of the 24 to first hard disk 230 corresponding first circuits 223.
Total line length between first control chip 210 and each hard disk 230 is length and first interface 241 of middle backboard 24 and the length sum of each hard disk 230 corresponding second circuit 244 of first control chip 210 and each hard disk 230 corresponding first circuit 213; Total line length between second control chip 220 and each hard disk 230 is length and second interface 242 of middle backboard 24 and the length sum of each hard disk 230 corresponding second circuit 245 of second control chip 220 and each hard disk 230 corresponding first circuit 223; Wherein, Total line length between first control chip 210 to each hard disk 230 is defined as the first passage total length; Total line length between second control chip 220 to each hard disk 230 is defined as the second channel total length, and is as shown in table 2 below:
Table 2
| Hard disk | First line length in first control main board | Second line length in second control main board | First is interfaced to second line length of hard disk | Second is interfaced to second line length of hard disk | The first passage total length | The second channel total length |
| 1 | 2070.49 | 4358.51 | 10812 | 1810 | 12882.49 | 6168.51 |
| 2 | 1933.39 | 4219.6 | 10251 | 1671 | 12184.39 | 5890.6 |
| 3 | 1776.09 | 3989.03 | 9890 | 2229 | 11666.09 | 6218.03 |
| 4 | 1639.92 | 3971.15 | 10235 | 2880 | 11874.92 | 6851.15 |
| 5 | 1629.76 | 3828.64 | 8436 | 3449 | 10065.76 | 7277.64 |
| 6 | 1571.38 | 3746.58 | 7863 | 4060 | 9434.38 | 7806.58 |
| 7 | 1572.09 | 2558.85 | 12221 | 2286 | 13793.09 | 4844.85 |
| 8 | 1473.55 | 2618.87 | 11010 | 2828 | 12483.55 | 5446.87 |
| 9 | 1530.79 | 2518.5 | 9670 | 3398 | 11200.79 | 5916.5 |
| 10 | 1504.09 | 2430.9 | 8640 | 4090 | 10144.09 | 6520.9 |
| 11 | 1553.69 | 1725.96 | 7926 | 4553 | 9479.69 | 6278.96 |
| 12 | 1604.88 | 1637.18 | 7041 | 5306 | 8645.88 | 6943.18 |
| 13 | 1637.18 | 1604.88 | 5503 | 5569 | 7140.18 | 7173.88 |
| 14 | 1725.96 | 1553.69 | 4908 | 7444 | 6633.96 | 8997.69 |
| 15 | 2430.9 | 1504.09 | 4350 | 8314 | 6780.9 | 9818.09 |
| 16 | 2518.5 | 1530.79 | 3786 | 10244 | 6304.5 | 11774.79 |
| 17 | 2618.87 | 1473.55 | 3289 | 11483 | 5907.87 | 12956.55 |
| 18 | 2558.85 | 1572.09 | 2862 | 12589 | 5420.85 | 14161.09 |
| 19 | 3746.58 | 1571.38 | 2578 | 9425 | 6324.58 | 10996.38 |
| 20 | 3828.64 | 1629.76 | 2251 | 10441 | 6079.64 | 12070.76 |
| 21 | 3971.15 | 1639.92 | 2629 | 11333 | 6600.15 | 12972.92 |
| 22 | 3989.03 | 1776.09 | 3289 | 11382 | 7278.03 | 13158.09 |
| 23 | 4219.6 | 1933.39 | 3991 | 12085 | 8210.6 | 14018.39 |
| 24 | 4358.51 | 2070.49 | 4607 | 12711 | 8965.51 | 14781.49 |
Can know by the data in the above table; The maximal value of second channel total length reduces roughly 2.5 inches than the maximal value of second channel total length in the prior art; And the numerical value of the total line length between this second control chip 220 and many hard disks 230 all reduces and levels off to the numerical value of the total line length between first control chip 210 and each hard disk 230; Therefore; Total line length between this second control chip 220 to each hard disk 230 levels off to the total line length between first control chip 210 to each hard disk 230; Thereby make that transport property is greatly improved between second control chip 220 and the said hard disk 230, the transport property in this high speed stocking system 20 between first, second control main board 21,22 to each hard disk 230 is balance more.
In the present embodiment; Only need be in the processing procedure of second control main board 22; With the elder generation of the circuit on second control main board 22 mirror image switch, in regular turn the other reversed of layer got final product then, need not change the wires design on second control main board 22; Thereby implementation is simple, can not increase any cost.
Claims (6)
1. high speed stocking system that is used for hard disk; Comprise a plurality of hard disks, one first control main board, one second control main board and the backboard that first control main board and second control main board are connected with said a plurality of hard disks; Each control main board comprises a control chip and a connector; Be laid with some first circuits that are connected between said control chip and the connector on each control main board; First circuit on each control main board is corresponding each other with hard disk; It is characterized in that: the first circuit mirror image symmetry of first circuit of first control main board and second control main board, and the layer of first circuit of first control main board is other and the layer of first circuit of second control main board is not put upside down successively.
2. the high speed stocking system that is used for hard disk as claimed in claim 1; It is characterized in that: the quantity of said hard disk is N, and the control chip of first control main board equates with N to first corresponding first Route Length of hard disk with the control chip of second control main board respectively with first to N corresponding first Route Length of hard disk successively successively.
3. the high speed stocking system that is used for hard disk as claimed in claim 2 is characterized in that: this backboard is provided with respectively and corresponding first interface of the connector of first control main board and second control main board and second interface.
4. the high speed stocking system that is used for hard disk as claimed in claim 3 is characterized in that: be laid with second circuit that is connected between first interface and each hard disk on this backboard, and be connected in second circuit between second interface and each hard disk.
5. the high speed stocking system that is used for hard disk as claimed in claim 4; It is characterized in that: first control main board and second control main board through connector respectively with backboard on first interface and second interface is electrically connected, pass through one group of mutual first corresponding circuit between the control chip on each control main board and the hard disk and be connected with second line electricity.
6. the high speed stocking system that is used for hard disk as claimed in claim 4; It is characterized in that: this backboard is provided with and the mutual corresponding some connectivity ports of hard disk, and said second circuit is connected between first interface and each connectivity port and between second interface and each connectivity port.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010102191895A CN102314320A (en) | 2010-07-06 | 2010-07-06 | High-speed storage system for hardware |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010102191895A CN102314320A (en) | 2010-07-06 | 2010-07-06 | High-speed storage system for hardware |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102314320A true CN102314320A (en) | 2012-01-11 |
Family
ID=45427526
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010102191895A Pending CN102314320A (en) | 2010-07-06 | 2010-07-06 | High-speed storage system for hardware |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102314320A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106681952A (en) * | 2017-01-10 | 2017-05-17 | 郑州云海信息技术有限公司 | Backboard and signal transmission method and system |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040233563A1 (en) * | 2003-05-19 | 2004-11-25 | Hideyuki Wada | Recording apparatus |
| TW200947224A (en) * | 2008-05-02 | 2009-11-16 | Inventec Corp | A sharing basic input output system type server device and method thereof |
| CN101727128A (en) * | 2008-10-23 | 2010-06-09 | 英业达股份有限公司 | Server |
-
2010
- 2010-07-06 CN CN2010102191895A patent/CN102314320A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040233563A1 (en) * | 2003-05-19 | 2004-11-25 | Hideyuki Wada | Recording apparatus |
| TW200947224A (en) * | 2008-05-02 | 2009-11-16 | Inventec Corp | A sharing basic input output system type server device and method thereof |
| CN101727128A (en) * | 2008-10-23 | 2010-06-09 | 英业达股份有限公司 | Server |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106681952A (en) * | 2017-01-10 | 2017-05-17 | 郑州云海信息技术有限公司 | Backboard and signal transmission method and system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10468078B2 (en) | Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communication | |
| US9838017B2 (en) | Methods and systems for high bandwidth chip-to-chip communcations interface | |
| US8270830B2 (en) | Optical network for cluster computing | |
| CN109947376B (en) | Multi-protocol interface solid-state storage system based on FPGA | |
| CN101197649B (en) | Peripheral unit interconnection high speed bus interface and switchboard port testing method and system | |
| CN104205482B (en) | The chip of micro-link high bandwidth is to chip bus | |
| US7378868B2 (en) | Modular I/O bank architecture | |
| CN106326168B (en) | Connecting circuit and computer system with same | |
| CN104067248A (en) | Multiplexer for signals according to different protocols | |
| CN110321313A (en) | Configurable interface card | |
| CN102819517A (en) | PCIE (peripheral component interconnect-express) interface card | |
| US20220206701A1 (en) | Memory system including a memory controller | |
| KR102171716B1 (en) | Chained, scalable storage devices | |
| CN103927274A (en) | Storage device | |
| CN101300558A (en) | Multiported memory with ports mapped to bank sets | |
| CN103346982A (en) | Star-shaped structure Rapid IO interconnecting system and exchanger configuration method thereof | |
| CN103064475A (en) | Service device | |
| CN109033009A (en) | It is a kind of to support general and machine cabinet type server circuit board and system | |
| KR101711616B1 (en) | Backplane apparatus and switching system using the same | |
| CN109561032B (en) | Switch module reaches switch including it | |
| CN104580527A (en) | Multiple-I/O high-density multi-node server system designing method oriented to cloud server application | |
| CN204347812U (en) | A kind of server stores circuit based on FPGA | |
| CN102314320A (en) | High-speed storage system for hardware | |
| CN103809698A (en) | Memory assembly and computer system utilizing same | |
| US8275923B2 (en) | High speed data storage system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20120111 |