CN102270014A - Mainboard - Google Patents
Mainboard Download PDFInfo
- Publication number
- CN102270014A CN102270014A CN2010101900358A CN201010190035A CN102270014A CN 102270014 A CN102270014 A CN 102270014A CN 2010101900358 A CN2010101900358 A CN 2010101900358A CN 201010190035 A CN201010190035 A CN 201010190035A CN 102270014 A CN102270014 A CN 102270014A
- Authority
- CN
- China
- Prior art keywords
- cpu socket
- transmission channel
- pci
- group
- slot
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Multi Processors (AREA)
Abstract
The invention provides a mainboard, which comprises a support plate, a first central processing unit slot arranged on the support plate, a second central processing unit slot electrically connected with the first central processing unit slot, a starting chip, a switching circuit connected with the first central processing unit slot, the second central processing unit slot and the starting chip, a first group of peripheral component interconnect express (PCI-e) slots electrically connected with the first central processing unit slot and a second group of the PCI-e slots electrically connected with the second central processing unit slot; the starting chip is respectively connected with the first central processing unit slot and the second central processing unit slot through the switching circuit and can be used for starting the first group of the PCI-e slots and the second group of the PCI-e slots by the first central processing unit slot or the second central processing unit slot; the switching circuit comprises a first transmission channel connected between the first central processing unit slot and the starting chip and a second transmission channel connected between the second central processing unit slot and the starting chip; and when the first transmission channel is switched on, the second transmission channel is switched off, or when the first transmission channel is switched off, the second transmission channel is switched on. By changing the switching state of the first transmission channel and the second transmission channel, the mainboard has two purposes and good generality.
Description
Technical field
The present invention relates to a kind of mainboard.
Background technology
Have the rack type version server master board of dual processor and the structural arrangements of turriform server master board many identical places are arranged, but owing to two processors and PCH (PlatformController Hub, the platform control module) the connected mode difference of chip, in the existing production run, usually adopt two production lines to produce, cause the increase of production equipment thus.
Summary of the invention
In view of this, be necessary to provide a kind of mainboard with preferable versatility.
A kind of mainboard, it comprises support plate, first cpu socket, second cpu socket, commutation circuit, startup chip, first group of PCI-e slot and second group of PCI-e slot.Described first cpu socket, second cpu socket, commutation circuit, startup chip, first group of PCI-e slot and second group of PCI-e slot all are fixedly arranged on the described support plate.Described startup chip is connected with described first cpu socket and described second cpu socket respectively by described commutation circuit, and described startup chip can start described first group of PCI-e slot and described second group of PCI-e slot via described first cpu socket or second cpu socket, electrically connect between described first cpu socket and described second cpu socket, described commutation circuit comprises first transmission channel and second transmission channel, the optional one of described first transmission channel and described second transmission channel is connected, another disconnection, described first transmission channel is connected between described first cpu socket and the described startup chip, described second transmission channel is connected between described second cpu socket and the described startup chip, described first group of PCI-e slot and described first cpu socket electrically connect, and described second group of PCI-e slot and described second cpu socket electrically connect.
Mainboard provided by the invention just can have the characteristics of highly versatile as the mainboard of two kinds of different purposes by first transmission channel of the described commutation circuit of change and the on off operating mode of second transmission channel.
Description of drawings
Fig. 1 is first view of mainboard provided by the invention.
Fig. 2 is second view of the mainboard of Fig. 1.
The main element symbol description
Loading end 11
QPI bus 15
Start chip 16
DMI bus 17
First group of PCI-e slot 18
The one PCI-e slot 18a
The 2nd PCI-e slot 18b
Second group of PCI-e slot 19
The 3rd PCI-e slot 19a
The 4th PCI-e slot 19b
First group of PCI-e connecting line 20
Second group of PCI-e connecting line 21
Embodiment
Please, be a kind of mainboard 100 provided by the invention in the lump referring to Fig. 1 and Fig. 2.Described mainboard 100 comprises support plate 11, first cpu socket 12, second cpu socket 13, commutation circuit 14, QPI (quickpath interconnect, express passway is interconnected) bus 15, start chip 16, DMI (Direct Media Interface, direct media interface) bus 17, first group of PCI-e (Peripheral Component InterconnectExpress, high-speed peripheral component interconnect) slot 18, second group of PCI-e slot 19, first group of PCI-e connecting line 20 and second group of PCI-e connecting line 21.
In the present embodiment, described support plate 11 is printed circuit board (PCB)s, and described support plate 11 comprises loading end 110.Described first cpu socket 12, described second cpu socket 13, described commutation circuit 14, described QPI bus 15, described startup chip 16, described DMI bus 17, described first group of PCI-e slot 18, described second group of PCI-e slot 19, described first group of PCI-e connecting line 20 and described second group of PCI-e connecting line 21 all are fixedly arranged on the described loading end 110.
Described first cpu socket 12 and second cpu socket 13 are arranged side by side.Described QPI bus 15 is connected between described first cpu socket 12 and described second cpu socket 13, is used between described first cpu socket 12 and described second cpu socket 13 information transfer channel is provided.Described startup chip 16 can start described first group of PCI-e slot 18 and described second group of PCI-e slot 19 via described first cpu socket 12 or described second cpu socket 13.In the present embodiment, described startup chip 16 is PCH (PlatformController Hub, platform control modules).Described startup chip 16 is positioned at described first cpu socket 12 and described second cpu socket, 13 1 sides, and described startup chip 16 is connected with described first cpu socket 12, described second cpu socket 13 respectively by described commutation circuit 14.
Adopt described DMI bus 17 to be connected between described commutation circuit 14 and described first cpu socket 12, described second cpu socket 13 and the described startup chip 16.Described DMI bus 17 adopts DMI 2.0 buses.Described commutation circuit 14 comprises first transmission channel 140 and second transmission channel 141.Described first transmission channel 140 and second transmission channel, 141 on off operating modes are opposite.Described first transmission channel 140 is connected between described first cpu socket 12 and the described startup chip 16.Described second transmission channel 141 is connected between described second cpu socket 13 and the described startup chip 16.In the present embodiment,, only in described first passage 140, be connected into a resistance 9, thereby realize the conducting of described first transmission channel 140 when described mainboard 10 during as the rack type version server.When described mainboard 10 during, only in described second channel 141, be connected into a resistance 9, thereby realize the conducting of described second transmission channel 141 as the tower server.Certainly, described commutation circuit 14 also can adopt the one pole open and shut valve, utilizes two states corresponding first transmission channel 140 of difference and second transmission channel 141 of switch.
Described first group of PCI-e slot 18 and second group of PCI-e slot 19 are arranged side by side in described first cpu socket 12 and second cpu socket, 13 1 sides.Be connected by described first group of PCI-e connecting line 20 between described first group of PCI-e slot 18 and described second cpu socket 13, be connected by described second group of PCI-e connecting line 21 between described second group of PCI-e slot 19 and first cpu socket 12.In the present embodiment, described first group of PCI-e slot 18 comprises a PCI-e slot 18a of one 24 passage and the 2nd PCI-e slot 18b of one 16 passage.Described second group of PCI-e slot 19 comprises the 4th PCI-e slot 19b of the 3rd PCI-e slot 19a of three 8 passages, four 4 passages.
Mainboard provided by the invention just can have the characteristics of highly versatile as the mainboard of two kinds of different purposes by first transmission channel of the described commutation circuit of change and the on off operating mode of second transmission channel.
Be understandable that, for the person of ordinary skill of the art, can make other various corresponding changes and distortion by technical conceive according to the present invention, and all these change the protection domain that all should belong to claim of the present invention with distortion.
Claims (7)
1. mainboard, it comprises support plate, first cpu socket, second cpu socket, commutation circuit, start chip, first group of PCI-e slot and second group of PCI-e slot, described first cpu socket, second cpu socket, commutation circuit, start chip, first group of PCI-e slot and second group of PCI-e slot all are fixedly arranged on the described support plate, described startup chip is connected with described first cpu socket and described second cpu socket respectively by described commutation circuit, and described startup chip can start described first group of PCI-e slot and described second group of PCI-e slot via described first cpu socket or second cpu socket, electrically connect between described first cpu socket and described second cpu socket, described commutation circuit comprises first transmission channel and second transmission channel, the optional one of described first transmission channel and described second transmission channel is connected, another disconnection, described first transmission channel is connected between described first cpu socket and the described startup chip, described second transmission channel is connected between described second cpu socket and the described startup chip, described first group of PCI-e slot and described first cpu socket electrically connect, and described second group of PCI-e slot and described second cpu socket electrically connect.
2. mainboard as claimed in claim 1 is characterized in that, by with inserting resistance in described first transmission channel or described second transmission channel, realizes the conducting of described first transmission channel or described second transmission channel.
3. mainboard as claimed in claim 1 is characterized in that described commutation circuit is the one pole open and shut valve, is used for choosing first transmission channel and second transmission channel wantonly one connection, another disconnection.
4. mainboard as claimed in claim 1 is characterized in that, described startup chip is the platform control module.
5. mainboard as claimed in claim 1, it is characterized in that, described support plate comprises loading end, and described first cpu socket, described second cpu socket, commutation circuit, startup chip, first group of PCI-e slot and second group of PCI-e slot all are positioned on the described loading end.
6. mainboard as claimed in claim 1 is characterized in that, connects by the QPI bus between described first cpu socket and described second cpu socket.
7. mainboard as claimed in claim 1 is characterized in that, adopts the DMI bus to be connected between described commutation circuit and described first cpu socket, described second cpu socket and the described startup chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010101900358A CN102270014A (en) | 2010-06-02 | 2010-06-02 | Mainboard |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010101900358A CN102270014A (en) | 2010-06-02 | 2010-06-02 | Mainboard |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102270014A true CN102270014A (en) | 2011-12-07 |
Family
ID=45052342
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010101900358A Pending CN102270014A (en) | 2010-06-02 | 2010-06-02 | Mainboard |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102270014A (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1224186A (en) * | 1998-01-21 | 1999-07-28 | 新汉电脑股份有限公司 | Computer system with plurality of respectively controlled power supply zones |
| CN1869868A (en) * | 2005-05-23 | 2006-11-29 | 精英电脑股份有限公司 | Mainframe board capable of setting different kind of central processor |
-
2010
- 2010-06-02 CN CN2010101900358A patent/CN102270014A/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1224186A (en) * | 1998-01-21 | 1999-07-28 | 新汉电脑股份有限公司 | Computer system with plurality of respectively controlled power supply zones |
| CN1869868A (en) * | 2005-05-23 | 2006-11-29 | 精英电脑股份有限公司 | Mainframe board capable of setting different kind of central processor |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI358857B (en) | Connector apparatus | |
| US20050270298A1 (en) | Daughter card approach to employing multiple graphics cards within a system | |
| CN107590101B (en) | Server device interconnected with GPU complete machine box | |
| WO2012022015A1 (en) | Adapter card for converting pci express x1 to cpci express x1 | |
| CN202564744U (en) | Bridger between high-speed peripheral assembly interconnection port and USB 3.0 device | |
| CN102236381B (en) | Reinforced computer based on Loongson 3A processor | |
| CN104345826A (en) | Adapter card | |
| CN110554983A (en) | Exchange circuit board | |
| CN216817397U (en) | Backboard and conversion card | |
| TW201439777A (en) | Motherboard | |
| CN202084273U (en) | Liquid crystal module testing connector and signal transfer circuit board | |
| CN101894055A (en) | Method for realizing blade mainboard interface with redundancy function | |
| CN102650979A (en) | Adapting card for peripheral component interface (PCI) Express X4 to compact peripheral component interconnect (CPCI) Express X4 | |
| US8255608B2 (en) | Motherboard used in server computer | |
| CN102314404A (en) | I2C equipment communication circuit | |
| CN102270014A (en) | Mainboard | |
| CN104281220A (en) | 6U CPCI Express adapter used for mounting PCI Express board card | |
| CN211506475U (en) | Connecting device of OCP network card mutil-host | |
| CN200997098Y (en) | Interface structure with replaceable electronic module | |
| US10420219B1 (en) | Printed circuit board adaptable for multiple interconnection slots | |
| CN201854499U (en) | Printed circuit board | |
| CN201732869U (en) | Electric connection structure of LCD screen and PCB board and mobile phone | |
| CN104252198A (en) | Integrated computer | |
| CN205229909U (en) | Power backplate based on multi -path server computer board and interconnection integrated circuit board | |
| JP2014130582A (en) | Motherboard |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20111207 |