CN102223534B - All-parallel bit plane coding method for image compression - Google Patents

All-parallel bit plane coding method for image compression Download PDF

Info

Publication number
CN102223534B
CN102223534B CN 201110149538 CN201110149538A CN102223534B CN 102223534 B CN102223534 B CN 102223534B CN 201110149538 CN201110149538 CN 201110149538 CN 201110149538 A CN201110149538 A CN 201110149538A CN 102223534 B CN102223534 B CN 102223534B
Authority
CN
China
Prior art keywords
bit
row
coding
conspicuousness
state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 201110149538
Other languages
Chinese (zh)
Other versions
CN102223534A (en
Inventor
刘文松
王健
朱恩
徐龙涛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Southeast University
Original Assignee
Southeast University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Southeast University filed Critical Southeast University
Priority to CN 201110149538 priority Critical patent/CN102223534B/en
Publication of CN102223534A publication Critical patent/CN102223534A/en
Application granted granted Critical
Publication of CN102223534B publication Critical patent/CN102223534B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Compression Or Coding Systems Of Tv Signals (AREA)
  • Compression Of Band Width Or Redundancy In Fax (AREA)

Abstract

The invention relates to an all-parallel bit plane coding method for image compression, in particular to a high-speed bit plane coding method which is accorded with joint photographic experts group (JPEG) 2000 image compression standard, has low memory consumption and is in all-parallel coding of a bit plane and a coding channel. In the invention, single-row bits are used as a data unit, as long as significance status information of the bits at the previous row needs to be cached and primary data of the current row and the two following rows are read, coding operation of the channel at the current row and the bit plane can be carried out in one coding window; and then each time only a new column of data needs to be read, coding circulation can be realized; a realization structure of the coding method only needs 259 periods to process 32*32 wavelet sub bands.

Description

The full parallel bit plane coding method that is used for image compression
Technical field
The present invention relates to the full parallel bit plane coding method for image compression, particularly be applied to meet JPEG (joint photographic experts group) (JPEG) 2000 Standard of image compression, low memory consumption, the two-forty bit plane coding method of bit plane and the full parallel encoding of coding pass.
Background technology
At present international up-to-date image compression standard JPEG 2000 (list of references [1]) possess intraframe coding, compression effectiveness good, support the qualities such as encoding region of interest and progressive transmission, thereby in high-end digital picture is used, obtained popularization.In image compression process, at first adopt lift structure two-dimensional discrete wavelet conversion (DWT) original image, adopt afterwards bit plane encoder (BPC) to process the wavelet coefficient subband and generate context and code value (CX/D), send into again arithmetic encoder (AC) and carry out compressed encoding.Because BPC need to set up context to each bit of the wavelet transform result of image, computation complexity is high, and needs to consume great internal memory.Along with the application popularization of all kinds of high-definition digital images, how to improve the full degree of concurrence of bit plane coding method, and effectively reduce memory consumption and become one of this area research focus.
The BPC method that the JPEG2000 Standard of image compression adopts is proposed by David Taubman, P position after the method will quantize has the symbol wavelet coefficient to be organized as the code block of N * N size, then downward from sign bit, the symbol segmentation of wavelet coefficient is become an independently sign plane, the bit of wavelet coefficient sequentially is divided into the bit plane of (P-1) layer N * N size; In single bit plane, per 4 row of bit are divided into a band.Encoder is according to raster order, and from the highest order plane, from top to bottom from left to right, bit-plane by bit-plane is one by one with the coding by bit.
Wall scroll band Nepit position encryption algorithm is as follows:
1) judge whether current bit belongs to conspicuousness propagation ducts (SPP): if bit is current not remarkable, have at least one to be significant in 8 bits in territory and face, then it belongs to this passage, carries out Zero-code (ZC) and computational context.And then judge whether itself is remarkable; If then upgrade the conspicuousness state, carry out symbolic coding (SC); Otherwise do not carry out.If bit face the territory neither significantly or bit itself remarkable, then it does not belong to this passage, skips this point and removes to judge next point.All bits in the band are carried out this operation, then get back to starting point and carry out 2);
2) judge whether current bit belongs to amplitude refinement (MRP): if bit is significantly current and coding not, then belong to this passage, carry out amplitude refinement coding; Otherwise do not belong to this passage, skip this point and remove to judge next point.All bits in the band are carried out this operation, then get back to starting point and carry out 3);
3) carry out removing passage (CLP): use Run-Length Coding (RLC), Zero-code and symbolic coding to be encoded in all remaining bits positions that do not belong to conspicuousness propagation ducts and amplitude refinement.
Standard BP C algorithm is from the highest order plane, and from top to bottom from left to right, bit-plane by bit-plane is with one by one by the bit coding, and pursues channel coding according to the order of SPP passage, MRP passage, CLP passage.This sequential encoding mode speed is very slow, and storage needs a large amount of intermediate data, and the therefore coding rate of Effective Raise bit plane encoder and reduce storage inside consumption how becomes one of academic focus that Chinese scholars pays close attention to.
The representative achievement in research in this field has: document [1] has proposed the Bit-Plane Encoding implementation algorithm based on pixel the earliest, and is adopted by the JPEG2000 standard; Document [2] adopts the state machine structure to realize bit-plane coding; Document [3] proposes per-column coding pass parallel organization, namely adopts two window code devices that 3 passages are carried out scanning encoding simultaneously.Have sequencing because passage scans, after first window conspicuousness state renewal, second window just can begin coding by the time, and needing between two window code devices has increased the control complexity alternately; Document [4] has proposed that bit is skipped and the row skip algorithm, namely skips bit and the row of no context output, to reduce calculation times.The method can't be brought into play the advantage of circuit parallel, and degree of optimization depends on view data, the performance big rise and fall.Document [5] has proposed the bit plane parallel algorithm, and is parallel between the bit plane of having realized encoding.But the coding unit of single bit plane has adopted the scheme of document [3] and [4] simultaneously, and the control complexity is higher, and consumption of natural resource is larger, and this shortcoming is particularly outstanding after carrying out hardware multiplexing realizing the bit plane parallel encoding.
[1]Taubman?D.High?performance?scalable?image?compression?with?EBCOT.IEEE?Trans.on?Image?Processing,2000,9(7):1158-1170
[2]Andra?K.,Chakrabarti?C.,Acharya?T.,A?high-performance?JPEG?2000?architecture.IEEE?Trans.on?Circuits?and?System?for?Video?Technology,2003,13(3):209-218
[3]Chiang?J.-S.,Lin?Y.-S.,Hsieh?C.-Y.,Efficient?pass-parallel?architecture?for?EBCOT?in?JPEG?2000.In:IEEE?International?Symposium?on?Circuits?and?Systems,2002.773-776
[4]Lian?C.-J.,Chen?K.-F.,Chen?H.-H.,et?al.Analysis?and?architecture?design?of?block-coding?engine?for?EBCOT?in?JPEG?2000.IEEE?Trans.on?Circuits?and?System?for?Video?Technology,2003,13(3):219-230
[5]Liu?K.,Li?Y.-S.,Wu?C.-K.,A?high?performance?EBCOT?coding?and?its?VLSI?architecture.Journal?of?Software,2006,17(7):1553-1560
Summary of the invention
Technical problem: a kind of full parallel bit plane coding method for image compression that the present invention relates to, by removing the correlation between bit plane, realize the parallel absolute coding of each bit plane; In single bit plane, as data cell, the conspicuousness state information of buffer memory previous column bit only, and read initial data when prostatitis and follow-up two row is finished passage and bit plane parallel encoding when the prostatitis in a coding window with single-row bit; Only need read in afterwards the new data of row at every turn, realize the coding circulation.
The described correlation of having removed between bit plane, realize the parallel absolute coding of each bit plane, after referring to read in a row wavelet coefficient, change based on formula 1 and 2 pairs of wavelet coefficients that read in, generate conspicuousness state s and the first amplitude refinement state mrf on outer all the bit planes of divided-by symbol bit plane, thereby removed the correlation between bit plane; Each bit plane uses s and the mrf that generates, and gets final product the coding of independent parallel;
s l n = Σ i = l + 1 MSB mag i n Formula 1
Figure BDA0000066283630000022
In formula 1 and the formula 2,
Figure BDA0000066283630000023
The conspicuousness state that represents the n row bit of l bit plane,
Figure BDA0000066283630000024
The first amplitude refinement state that represents the n row bit of l bit plane,
Figure BDA0000066283630000025
Represent the amplitude of i bit plane n row bit, MSB represents the number of plies on highest order plane, and ∑ represents exclusive disjunction.
Described in single bit plane, with single-row bit as data cell, the conspicuousness state information of buffer memory previous column bit only, and read initial data when prostatitis and follow-up two row, in a coding window, finish passage and bit plane parallel encoding when the prostatitis; Only need read in afterwards the new data of row at every turn, realize the coding circulation, refer to:
Standard bit plane coding BPC algorithm dictates, when n row bit in the bit-plane was carried out the SPP judgement, the conspicuousness state of itself and front and back adjacent column was respectively
Figure BDA0000066283630000026
Figure BDA0000066283630000027
Figure BDA0000066283630000028
Wherein
Figure BDA0000066283630000029
The conspicuousness state of expression (n-1) row bit after conspicuousness propagation ducts SPP coding upgrades,
Figure BDA0000066283630000031
Represent the original conspicuousness state of n row bit; When n row bit was carried out amplitude refinement MRP judgement, itself and front and back row conspicuousness state were respectively
Figure BDA0000066283630000032
Figure BDA0000066283630000034
When adjudicating remove channel C LP when the prostatitis, itself and front and back row conspicuousness state are respectively
Figure BDA0000066283630000036
Figure BDA0000066283630000037
If bit belongs to SPP or CLP, then may adopt Zero-code and symbolic coding to encode, thus the conspicuousness state of update bit position; If bit belongs to MRP, then must adopt the amplitude refinement to encode, can the conspicuousness state of bit not upgraded; Push away to get formula 3:
s update _ mrp n = s update _ spp n Formula 3
Can be summarized as according to formula 3, the n row bits conspicuousness state update condition before and after three passage judgements:
s update _ spp n = f ( s update _ spp n - 1 , s original n , s original n + 1 ) s update _ mrp n = f ( s update _ spp n - 1 , s original n , s original n + 1 , s original n + 2 ) s update _ clp n = f ( s update _ clp n - 1 , s original n , s original n + 1 , s original n + 2 ) n ≥ 1 Formula 4
In the formula 4,
Figure BDA00000662836300000310
Be used for the conspicuousness state after prediction (n+1) is listed in the SPP coding
Standard bit plane encryption algorithm regulation, the conspicuousness state beyond the border, the band left and right sides is defaulted as 0, and then the conspicuousness state update condition of the 0th row bit before and after three channel codings is:
s update _ spp 0 = f ( 0 , s original 0 , s original 1 ) s update _ mrp 0 = f ( 0 , s original 0 , s original 1 , s original 2 ) s update _ clp 0 = f ( 0 , s original 0 , s original 1 , s original 2 ) n = 0 Formula 5
Reading n row, (n+1) row behind the wavelet coefficient of (n+2) row, obtain each bit planes by formula 1 and formula 2
Figure BDA00000662836300000313
Figure BDA00000662836300000314
Consist of a coding window; If known (n-1) is listed as simultaneously
Figure BDA00000662836300000316
With
Figure BDA00000662836300000317
As supplementary column, can finish the coding pass parallel encoding of n row according to formula 3 and formula 4, and will
Figure BDA00000662836300000318
With
Figure BDA00000662836300000319
Buffer memory is as new supplementary column; Afterwards, coding window only need read in the circulation that the new wavelet coefficient of row can be realized encryption algorithm; First required during coding window initial code conspicuousness state supplementary then can be tried to achieve by formula 5.
Beneficial effect: this algorithm has been realized bit plane and channel parallel simultaneously, and its superiority is to be easy to the corresponding hardware pipeline operation that realizes; Only need a coding window, calculate and control simply, memory space is little, can keep less resource overhead when hardware is realized; Can effectively reduce the input-output operation complexity between DWT and the BPC.After BPC takes out three row wavelet coefficients, can finish simultaneously first and calculate at CX/D of all bit planes, and will work as behind the SPP coding in prostatitis and the conspicuousness state cache of CLP after encoding.Afterwards, the new wavelet coefficient of row is read in each circulation, can carry out the Bit-Plane Encoding of next column.Corresponding pile line operation very easily realizes when hardware is realized.In single bit plane, only need store the required auxiliary parameter of present encoding window, need not more buffer memory consumption.Coding window is only encoded to a column data at every turn, and amount of calculation is little, and data read dependence pile line operation, and the control complexity is low.Therefore, when realizing, hardware can keep than low consumption of resources.Because when realizing the bit plane parallel encoding, need to carry out the hardware cell of single bit plane encoder multiplexingly, so this quality is particularly important.Adopt this kind algorithm after reading in three row wavelet coefficients, but BPC finish coding and output from the just immediate operation of every taking-up one column data of DWT, need not unnecessary storage and control, has greatly improved the efficient of the data input and output between BPC and the DWT.
Description of drawings
The present invention will be further described below in conjunction with drawings and Examples.
In Figure 1B PC algorithm, band, bit are according to raster order scanning encoding schematic diagram.
Fig. 2 realizes three coding pass parallel encoding passage principle schematic by a coding window.
Fig. 3 bit plane parallel encoding schematic diagram.
The full parallel bit plane coding method implementation structure of Fig. 4 schematic diagram.
Embodiment
The embodiment that provides below in conjunction with accompanying drawing and inventor is described in further details the present invention.
The present invention has at first removed the correlation between each bit plane, namely obtains each bit plane conspicuousness state s and first amplitude refinement state mrf by the state parameter generation unit; After the register buffer unit buffers, in single bit plane, the conspicuousness state information of buffer memory previous column bit, and read when prostatitis and follow-up two initial data that are listed as, passage and bit plane parallel encoding when the prostatitis just can in a coding window, be finished; Only need read in afterwards the new data of row at every turn, can realize the coding circulation.
The implementation example is as follows:
1) reads in a row wavelet coefficient, change based on formula 1 and 2 pairs of wavelet coefficients that read in, the conspicuousness state of all bit planes of generation except sign bit plane and highest order plane and first amplitude refinement state send into that each bit plane is parallel encodes; The coding structure of each bit plane is the same with cataloged procedure;
2) (n-1) row conspicuousness state parameter, first amplitude refinement state parameter, amplitude and the symbol finished of coding window output buffer memory is as auxiliary, and read in new (n+2) conspicuousness state parameter, first amplitude refinement state parameter, amplitude and symbol, add existing n row and (n+1) row in the coding window, begin the n row are encoded;
3) judge passage under each bit according to the conspicuousness state parameter, if certain bit conspicuousness is " 0 ", appoint in the bit that is adjacent have a bit conspicuousness for " 1 " then this bit belong to SPP, if certain bit conspicuousness is " 1 ", then this bit belongs to MRP, other bits belong to CLP, after judgement is finished each bit are encoded according to different passages, and the coding of each passage walks abreast;
4) for the SPP passage, be that the bit of " 0 " uses ZC to calculate CX/D to amplitude, be that the bit of " 1 " uses ZC and SC to calculate CX/D to amplitude, upgrade the conspicuousness of each bit that has carried out the SPP passage and deposit, when the next column data are carried out the SPP passage; For the MRP passage, predict that at first each bit is through the conspicuousness after the SPP passage, and the conspicuousness of each bit upgraded, then use MRC to calculate the CX/D of each bit, the conspicuousness of each bit of MRP passage has been carried out in renewal, when the next column data are carried out the MRP passage; For the CLP passage, predict that at first each bit is through the conspicuousness after the SPP passage, and the conspicuousness of each bit upgraded, then be " 0 " for conspicuousness own, and when the bit conspicuousness that is adjacent also is " 0 " entirely, use RLC to calculate CX/D, for other bits, if this bit amplitude is " 0 ", use ZC to calculate CX/D, if amplitude is " 1 ", use ZC and SC to calculate CX/D, the conspicuousness of each bit of CLP passage has been carried out in renewal, when the next column data are carried out the CLP passage.
5) to after the end-of-encode of n row, return 1), begin to read in new row and continue loop coding.

Claims (2)

1. a full parallel bit plane coding method that is used for image compression is characterized in that removing the correlation of using the bit plane that obtains in the JPEG2000 image compression process, realizes the parallel absolute coding of each bit plane; In single bit plane, as data cell, the conspicuousness state information of buffer memory previous column bit only, and read initial data when prostatitis and follow-up two row is finished passage and bit plane parallel encoding when the prostatitis in a coding window with single-row bit; Only need read in afterwards the new data of row at every turn, realize the coding circulation;
The described correlation of having removed between bit plane, realize the parallel absolute coding of each bit plane, after referring to read in a row wavelet coefficient, change based on formula 1 and 2 pairs of wavelet coefficients that read in, generate conspicuousness state s and the first amplitude refinement state mrf on divided-by symbol bit plane and out-of-plane all the bit planes of highest order, thereby removed the correlation between bit plane; Each bit plane uses s and the mrf that generates, and gets final product the coding of independent parallel;
s l n = Σ i = l + 1 MSB mag i n Formula 1
Figure FDA0000229620792
Formula 2
In formula 1 and the formula 2,
Figure FDA0000229620793
The conspicuousness state that represents the n row bit of l bit plane,
Figure FDA0000229620794
The first amplitude refinement state that represents the n row bit of l bit plane,
Figure FDA0000229620795
Represent the amplitude of i bit plane n row bit, MSB represents the number of plies on highest order plane, and Σ represents exclusive disjunction.
2. a kind of full parallel bit plane coding method for image compression as claimed in claim 1, it is characterized in that described in single bit plane, with single-row bit as data cell, the conspicuousness state information of buffer memory previous column bit only, and read when prostatitis and follow-up two initial data that are listed as, in a coding window, finish passage and bit plane parallel encoding when the prostatitis; Only need read in afterwards the new data of row at every turn, realize the coding circulation, refer to:
Standard bit plane coding BPC algorithm dictates, when n row bit in the bit-plane was carried out the SPP judgement, the conspicuousness state of itself and front and back adjacent column was respectively
Figure FDA0000229620796
, ,
Figure FDA0000229620798
Wherein
Figure FDA0000229620799
The conspicuousness state of expression (n-1) row bit after conspicuousness propagation ducts SPP coding upgrades,
Figure FDA00002296207910
Represent the original conspicuousness state of n row bit; When n row bit was carried out amplitude refinement MRP judgement, itself and front and back row conspicuousness state were respectively
Figure FDA00002296207911
,
Figure FDA00002296207912
,
Figure FDA00002296207913
When adjudicating remove channel C LP when the prostatitis, itself and front and back row conspicuousness state are respectively
Figure FDA00002296207914
,
Figure FDA00002296207915
,
Figure FDA00002296207916
If bit belongs to SPP or CLP, then may adopt Zero-code and symbolic coding to encode, thus the conspicuousness state of update bit position; If bit belongs to MRP, then must adopt the amplitude refinement to encode, can the conspicuousness state of bit not upgraded; Push away to get formula 3:
s update _ mrp n = s update _ spp n Formula 3
Can be summarized as according to formula 3, the n row bits conspicuousness state update condition before and after three passage judgements:
s update _ spp n = f ( s update _ spp n - 1 , s original n , s original n + 1 ) s update _ mrp n = f ( s update _ spp n - 1 , s original n , s original n + 1 , s original n + 2 ) s update _ clp n = f ( s update _ clp n - 1 , s original n , s original n + 1 , s original n + 2 ) n ≥ 1 Formula 4
In the formula 4,
Figure FDA00002296207919
Be used for the conspicuousness state after prediction (n+1) is listed in the SPP coding
Figure FDA00002296207920
Standard bit plane encryption algorithm regulation, the conspicuousness state beyond the border, the band left and right sides is defaulted as 0, and then the conspicuousness state update condition of the 0th row bit before and after three channel codings is:
s update _ spp 0 = f ( 0 , s original n , s original 1 ) s update _ mrp 0 = f ( 0 , s original 0 , s original 1 , s original 2 ) s update _ clp 0 = f ( 0 , s original 0 , s original 1 , s original 2 ) n = 0 Formula 5
Reading n row, (n+1) row behind the wavelet coefficient of (n+2) row, obtain each bit planes by formula 1 and formula 2 ,
Figure FDA00002296207923
,
Figure FDA00002296207924
, consist of a coding window; If known (n-1) is listed as simultaneously
Figure FDA00002296207925
With As supplementary column, can finish the coding pass parallel encoding of n row according to formula 3 and formula 4, and will
Figure FDA00002296207927
With
Figure FDA00002296207928
Buffer memory is as new supplementary column; Afterwards, coding window only need read in the circulation that the new wavelet coefficient of row can be realized encryption algorithm; First required during coding window initial code conspicuousness state supplementary then can be tried to achieve by formula 5.
CN 201110149538 2011-06-03 2011-06-03 All-parallel bit plane coding method for image compression Expired - Fee Related CN102223534B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201110149538 CN102223534B (en) 2011-06-03 2011-06-03 All-parallel bit plane coding method for image compression

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201110149538 CN102223534B (en) 2011-06-03 2011-06-03 All-parallel bit plane coding method for image compression

Publications (2)

Publication Number Publication Date
CN102223534A CN102223534A (en) 2011-10-19
CN102223534B true CN102223534B (en) 2013-03-20

Family

ID=44779941

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201110149538 Expired - Fee Related CN102223534B (en) 2011-06-03 2011-06-03 All-parallel bit plane coding method for image compression

Country Status (1)

Country Link
CN (1) CN102223534B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103826028B (en) 2012-11-19 2017-08-25 腾讯科技(深圳)有限公司 A kind of method and apparatus of Lossless Compression picture
CN103108185B (en) * 2013-01-31 2015-09-02 西安电子科技大学 Meet bit-plane coding hardware configuration and the method for CCSDS standard
CN103686193B (en) * 2013-12-09 2016-09-28 中国电影科学技术研究所 A kind of JPEG2000 picture decoding and the method for coding
CN105939479B (en) * 2016-06-15 2019-06-21 北京奇艺世纪科技有限公司 A kind of parallel encoding method and apparatus
CN113228627B (en) 2018-12-25 2023-04-25 浙江大华技术股份有限公司 Image processing system and method

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1216485C (en) * 2003-07-03 2005-08-24 复旦大学 High-speed EBCOT coder applicable to JPEG2000 standard
CN101192303B (en) * 2006-11-24 2010-04-07 北京中电华大电子设计有限责任公司 High speed bit flat surface decoding method and circuit suitable for Jpeg2000 standard
CN101488225B (en) * 2009-03-05 2012-03-28 山东大学 VLSI system structure of bit plane encoder

Also Published As

Publication number Publication date
CN102223534A (en) 2011-10-19

Similar Documents

Publication Publication Date Title
CN102263950B (en) Encoding device, encoding method, decoding device, and decoding method
CN1798341B (en) Adaptive coefficient scan order
CN102223534B (en) All-parallel bit plane coding method for image compression
CN101404772B (en) VLSI image compression encoder based on wavelet transformation
CN101252694A (en) Address mapping system and frame storage compression of video frequency decoding based on blocks
CN101917622B (en) 14bit wide image compression hardware coder
CN101014129B (en) Video data compression method
JP2010515317A (en) Apparatus and method for encoding transform coefficient block
CN102833546B (en) High-speed image compression method and device based on wavelet sub-band interleaving optimal quantization
Descampe et al. A flexible hardware JPEG 2000 decoder for digital cinema
CN106385584A (en) Spatial correlation-based distributed video compressive sensing adaptive sampling and coding method
CN101192303B (en) High speed bit flat surface decoding method and circuit suitable for Jpeg2000 standard
CN101707716A (en) Video coder and coding method
Tsai et al. A 6.4 Gbit/s embedded compression codec for memory-efficient applications on advanced-HD specification
CN101488225B (en) VLSI system structure of bit plane encoder
CN101534439A (en) Low power consumption parallel wavelet transforming VLSI structure
CN102333222B (en) Two-dimensional discrete wavelet transform circuit and image compression method using same
CN105635731A (en) Intra-frame prediction reference point preprocessing method for high efficiency video coding
CN102420989A (en) Intra-frame prediction method and device
CN103327340A (en) Method and device for searching integer
CN110365990A (en) A kind of quasi- lossless video encoding system in narrowband
CN106686380A (en) Enhanced data processing apparatus employing multiple-block based pipeline and operation method thereof
CN102231831A (en) Bit plane coding method based on fork form coding path for image compression
WO2020215193A1 (en) Coder, coding system, and coding method
Silveira et al. Reference frame context-adaptive variable-length coder: a real-time hardware-friendly approach for lossless external memory bandwidth reduction in current video-coding systems

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20130320

Termination date: 20160603