CN102156404A - Time synchronizing method capable of recognizing GPS input signals in self-adapting manner - Google Patents
Time synchronizing method capable of recognizing GPS input signals in self-adapting manner Download PDFInfo
- Publication number
- CN102156404A CN102156404A CN2010105908382A CN201010590838A CN102156404A CN 102156404 A CN102156404 A CN 102156404A CN 2010105908382 A CN2010105908382 A CN 2010105908382A CN 201010590838 A CN201010590838 A CN 201010590838A CN 102156404 A CN102156404 A CN 102156404A
- Authority
- CN
- China
- Prior art keywords
- signal
- gps
- time
- pps
- fpga
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Electric Clocks (AREA)
- Position Fixing By Use Of Radio Waves (AREA)
Abstract
The invention discloses a time synchronizing method capable of recognizing GPS input signals in a self-adapting manner, relating to a technology for realizing precise time synchronization for a relay-protection and automatic device of an electric power system by utilizing a GPS. In the method, GPS time-synchronizing signals are judged and are unified to be synchronous PPS (Pulse Per Second) signals to be transmitted, thus the self-adaptation of various GPS time-synchronizing signals can be realized, and a set of equipment can be suitable for various situations and has strong applicability, so that the investment of the equipment is reduced. The function is realized by utilizing an FPGA (Field Programmable Gate Array) existing in the equipment, and the problem that transformer substations utilize different types of GPS time-synchronizing information is solved on the premise of not increasing any hardware costs. When an IRIG-B (Inter-Range Instrumentation Group-B) signal and a pulse signal exist at the same time, the IRIG-B signal containing more information content is preferably selected as the reference to carry out corresponding PPS pulse output, thus the stability and the precision of the electric power system are improved. In addition, the PPS pulse transmission can be carried out according to an original clock under the condition that the GPS signals are lost so that the system can be ensured to run normally.
Description
Technical field
The present invention relates to a kind of setting means of self-adaptation identification GPS input signal.
Background technology
Various automation equipments have been installed in the modern power systems, as measurement and control unit, RTU, fault oscillograph, microcomputer protecting device, the SCADA of supervisory system, or the like.All there is real-time clock these device inside, but these clocks all have error inevitably, if untimely calibration, error can be accumulated, and becomes increasing.And automated information transmission, relay protection and aut.eq. all need accurate, a unified clock in the electric system.Based on this unified time benchmark; when unusual or fault take place in electric system; the waveform that provides based on unified clock just has reference value, correctly failure judgement reason, various protection and the sequencing of aut.eq. action behavior and the differentiation and the evolution of fault.
At present, GPS has obtained widespread use in electric system, and GPS can provide the unified time benchmark.At all free basically synchronizing signal interface of various relay protection automation equipments, realize the time synchronized of inner real-time clock after the time of reception synchronizing signal.The time synchronizing signal type that different substation provides is not quite similar, and mainly contains following several:
(1) pulse signal comprises branch pulse, pulse per second (PPS), adopts the photoelectricity coupling interface, be commonly referred to idle contact output, and use RS-422 (485) interface is also arranged, and this form is commonly referred to differential interface;
(2) time message comprises temporal information and other information, does not have unified format at present, generally adopts the transmission of RS-232 serial ports;
(3) IRIG-B clock sign indicating number to the time.IRIG-B is the B standard of the IRIG council, is the clock sign indicating number that aims at the transmission appointment of clock.
In above-mentioned three kinds of setting means, the mode of time message to the time precision lower, generally be applied in the background computer system of electric substation automation system; And pulse to the time coded message less, generally need be used with time message; The IRIG-B time encoding is a kind of more outstanding time encoding form, can provide higher to the time precision and comprised All Time information.
But because historical reasons, the GPS that each transformer station uses to the time information have nothing in common with each other, above three kinds of information formats all may exist, therefore, the manufacturer of relay protection and aut.eq. must take into account this three kinds of demands in design and exploitation.The mode of the employing hardware jumper that has is selected according to the signal that the scene is inserted, and makes the processor selection corresponding signal process pattern of device; The employing single-chip microcomputer decoding that has solves time and pulse information from IRIG-B, give processor processing.In these modes, or demand that can not the flexible adaptation scene, make mistakes easily and make relay protection and aut.eq. work undesired, or increase the complexity of system, increase cost.
Summary of the invention
The present invention is directed to the problems referred to above, the setting means of existing FPGA realization self-adaptation identification gps signal in a kind of use device is proposed, can discern the gps time synchronizing signal type of connecting system automatically, under the situation that a plurality of clocks source is arranged, select according to priority, and the regularly output and the synchronous pulse per second (PPS) of gps signal of identification back.
In order to solve above technical matters, the setting means of self-adaptation identification GPS input signal provided by the invention in turn includes the following steps:
A, with GPS to the time device output GPS to the time signal condition be the receptible signal of FPGA, and send into FPGA and handle;
B, FPGA receive after the conditioning GPS to the time signal after, judge this GPS to the time signal whether stable, if stable, then go to step C, otherwise judge the GPS receive to the time signal error, send the PPS pulse to disposal system with the clock frequency of FPGA self, and go to step e;
C, judge GPS to the time signal type whether be a kind of in PPS signal, PPM signal or the IRIG-B signal, if, then go to step D, otherwise the GPS that receives to the time signal error, clock frequency with FPGA self sends the PPS pulse to disposal system, and goes to step e;
D, if GPS to the time signal be the PPS signal, then by FPGA output and this PPS signal with frequently, synchronous PPS pulse gives disposal system; If GPS to the time signal be the PPM signal, be that disposal system is given in the sixtyfold PPS pulse of PPM signal frequency then by FPGA output and this PPM signal inphase angle frequency; If GPS to the time signal when being the IRIG-B signal, then FPGA parses temporal information and PPS signal frequency and phase information from the code stream of IRIG-B signal, and by FPGA output and this PPS signal with frequently, synchronous PPS pulse and the current time information that parses give disposal system;
The PPS pulse signal that E, disposal system are sent here with FPGA is that time reference carries out the electric power data sampling.
Further, among the step D of the present invention, if GPS to the time when including the IRIG-B signal in the signal, be benchmark then with the IRIG-B signal, carry out the output of corresponding PPS pulse.
Further, judge among the described step B this GPS to the time signal whether stable method is, adopt stable high frequency clock as the counting usefulness reference clock, to GPS to the time signal high level time t
H, low level time t
L, the time interval t of twice rising edge appearance
PCount, as the t of continuous eight records
H, t
LAnd t
PValue all is stabilized in 1 millisecond the scope, and then the signal input is stable, can be used as step C judge GPS to the time signal type foundation, otherwise judge the GPS that receives to the time signal error.
Among the step C of the present invention, described GPS to the time signal type judgement method as follows:
If I GPS to the time signal pulse width less than 10ms, then judge this GPS to the time signal be the IRIG-B signal, otherwise go to Step II;
If II GPS to the time signal recurrence interval be that 1s and pulse width are 200ms, then judge this GPS to the time signal be the PPS signal, otherwise go to Step II I;
If III GPS to the time signal pulse cycle be 1M and pulse width less than 200ms, then judge this GPS to the time signal be the PPM signal, otherwise judge the GPS that receives to the time signal error.
The present invention can self-adaptation multiple GPS to the time signal type carry out to the time handle, a set of equipment can adapt to multiple occasion, applicability is strong, has reduced the equipment input; Existing FPGA realizes this function in its use device, under the prerequisite that does not increase any hardware cost, solved GPS that transformer station uses to the time information problem that has nothing in common with each other; When IRIG-B signal and pulse signal existed simultaneously, the more IRIG-B signal of preference information content carried out the output of corresponding PPS pulse as benchmark, improved the stability and the precision of system; And under the gps signal loss situation, can carry out the PPS pulse transmission, guarantee that system normally moves according to original clock.
The invention has the beneficial effects as follows: adopt GPS input signal that the technology of the present invention realizes to the time accurate, the pulse signal of output is stable, is not subjected to the influence of local clock source deviation.And have and realize conveniently simple, adaptable advantage being set.
Description of drawings
The present invention is further illustrated below in conjunction with accompanying drawing.
Fig. 1 for the present invention to the time system schematic.
Fig. 2 be three kinds of GPS to the time characteristics of signals synoptic diagram.
Fig. 3 is a process flow diagram of the present invention.
Fig. 4 is a decision flow chart of the present invention.
Embodiment
With reference to the accompanying drawings and in conjunction with the embodiments the present invention is described in further detail.But the invention is not restricted to given example.
As shown in Figure 1, the synoptic diagram that relates to hardware for system of the present invention, GPS to the time device output PPS or/and PPM or/and the IRIG-B signal, and it is inputed to FPGA, since GPS to the time device output voltage about 12V, surpass the receptible scope of FPGA, therefore this signal must be through conditioning, make GPS to the time signal condition be TTL or the LVTTL signal that FPGA can accept, FPGA to input to the time after signal handles, send the PPS pulse to disposal system, and relevant to the time information and state, be convenient to disposal system and control more accurately.
FPGA is owing to its dirigibility is more and more used in electronic installation; and the reliability of this device has also obtained the check put into practice; therefore; using FPGA to finish some more and more widely in relay protection and aut.eq. communicates by letter and logic function; reduce the workload on the MCU, guarantee the dirigibility and the function diversity of system.
As shown in Figure 2, the PPS signal is that a series of width are 20～200ms, and the cycle is the pulse of 1s; The PPM signal is that a series of width are 20～200ms, and the cycle is the pulse of 1s; The IRIG-B sign indicating number is the serial code of per second one frame, preceding 60 code elements of every frame can represent to comprise year, month, day, hour, min, the information of second, and employed code element has only 3 kinds, the representative of 2ms pulsewidth binary " 0 ", the representative of 5ms binary " 1 ", 8ms's is the location recognition sign.Two places that zone bit links to each other, the rising edge of second zone bit is aimed at the rising edge of PPS signal, i.e. the rising edge of pulse per second (PPS), second zone bit is designated as P
R
As shown in Figure 3, be process flow diagram of the present invention, the setting means of self-adaptation identification GPS input signal of the present invention in turn includes the following steps:
A, with GPS to the time device output GPS to the time signal condition be the receptible signal of FPGA, and send into FPGA and handle;
B, FPGA receive after the conditioning GPS to the time signal after, judge this GPS to the time signal whether stable, if stable, then go to step C, otherwise judge the GPS receive to the time signal error, send the PPS pulse to disposal system with the clock frequency of FPGA self, and go to step e;
In this step, judge GPS to the time signal whether stable method is: adopt stable high frequency clock as the counting usefulness reference clock, to GPS to the time signal high level time t
H, low level time t
L, the time interval t of twice rising edge appearance
PCount, as the t of continuous eight records
H, t
LAnd t
PValue all is stabilized in 1 millisecond the scope, and then the signal input is stable, can be used as step C judge GPS to the time signal type foundation, otherwise judge the GPS that receives to the time signal error;
C, judge GPS to the time signal type whether be a kind of in PPS signal, PPM signal or the IRIG-B signal, if, then go to step D, otherwise the GPS that receives to the time signal error, clock frequency with FPGA self sends the PPS pulse to disposal system, and goes to step e;
Judge in this step GPS to the time signal the method for type comprise the steps:
If I GPS to the time signal pulse width less than 10ms, then judge this GPS to the time signal be the IRIG-B signal, otherwise go to Step II;
If II GPS to the time signal recurrence interval be that 1s and pulse width are 200ms, then judge this GPS to the time signal be the PPS signal, otherwise go to Step II I;
If III GPS to the time signal pulse cycle be 1M and pulse width less than 200ms, then judge this GPS to the time signal be the PPM signal, otherwise judge the GPS that receives to the time signal error;
D, if GPS to the time signal be the PPS signal, then by FPGA output and this PPS signal with frequently, synchronous PPS pulse gives disposal system; If GPS to the time signal be the PPM signal, be that disposal system is given in the sixtyfold PPS pulse of PPM signal frequency then by FPGA output and this PPM signal inphase angle frequency; If GPS to the time signal when being the IRIG-B signal, then FPGA parses temporal information and PPS signal frequency and phase information from the code stream of IRIG-B signal, and by FPGA output and this PPS signal with frequently, synchronous PPS pulse and the current time information that parses give disposal system; In this step, the PPS duty of ratio of FPGA output is 2: 8.
The PPS pulse signal that E, disposal system are sent here with FPGA is that time reference carries out the electric power data sampling.
In step D, if GPS to the time when including the IRIG-B signal in the signal, be benchmark then with the IRIG-B signal, carry out the output of corresponding PPS pulse.
In addition to the implementation, the present invention can also have other embodiments.All employings are equal to the technical scheme of replacement or equivalent transformation formation, all drop on the protection domain of requirement of the present invention.
Claims (5)
1. self-adaptation is discerned the setting means of GPS input signal, in turn includes the following steps:
A, with GPS to the time device output GPS to the time signal condition be the receptible signal of FPGA, and send into FPGA and handle;
B, FPGA receive after the conditioning GPS to the time signal after, judge this GPS to the time signal whether stable, if stable, then go to step C, otherwise judge the GPS receive to the time signal error, send the PPS pulse to disposal system with the clock frequency of FPGA self, and go to step e;
C, judge GPS to the time signal type whether be a kind of in PPS signal, PPM signal or the IRIG-B signal, if, then go to step D, otherwise the GPS that receives to the time signal error, clock frequency with FPGA self sends the PPS pulse to disposal system, and goes to step e;
D, if GPS to the time signal be the PPS signal, then by FPGA output and this PPS signal with frequently, synchronous PPS pulse gives disposal system; If GPS to the time signal be the PPM signal, be that disposal system is given in the sixtyfold PPS pulse of PPM signal frequency then by FPGA output and this PPM signal inphase angle frequency; If GPS to the time signal when being the IRIG-B signal, then FPGA parses temporal information and PPS signal frequency and phase information from the code stream of IRIG-B signal, and by FPGA output and this PPS signal with frequently, synchronous PPS pulse and the current time information that parses give disposal system;
The PPS pulse signal that E, disposal system are sent here with FPGA is that time reference carries out the electric power data sampling.
2. according to the setting means of the self-adaptation shown in the claim 1 identification GPS input signal, it is characterized in that: among the described step D, if GPS to the time when including the IRIG-B signal in the signal, be benchmark then with the IRIG-B signal, carry out the output of corresponding PPS pulse.
3. discern the setting means of GPS input signal according to the self-adaptation shown in the claim 1, it is characterized in that: judge among the described step B this GPS to the time signal whether stable method is, adopt stable high frequency clock as the counting usefulness reference clock, to GPS to the time signal high level time t
H, low level time t
L, the time interval t of twice rising edge appearance
PCount, as the t of continuous eight records
H, t
LAnd t
PValue all is stabilized in 1 millisecond the scope, and then the signal input is stable, can be used as step C judge GPS to the time signal type foundation, otherwise judge the GPS that receives to the time signal error.
4. according to the setting means of the self-adaptation shown in the claim 1 identification GPS input signal, it is characterized in that: among the described step C, GPS to the time signal type judgement method as follows:
If I GPS to the time signal pulse width less than 10ms, then judge this GPS to the time signal be the IRIG-B signal, otherwise go to Step II;
If II GPS to the time signal recurrence interval be that 1s and pulse width are 200ms, then judge this GPS to the time signal be the PPS signal, otherwise go to Step II I;
If III GPS to the time signal pulse cycle be 1M and pulse width less than 200ms, then judge this GPS to the time signal be the PPM signal, otherwise judge the GPS that receives to the time signal error.
5. according to the setting means of the identification of the self-adaptation shown in the claim 1 GPS input signal, it is characterized in that: among the step D, the PPS duty of ratio of FPGA output is 2: 8.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010590838A CN102156404B (en) | 2010-12-16 | 2010-12-16 | Time synchronizing method capable of recognizing GPS input signals in self-adapting manner |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010590838A CN102156404B (en) | 2010-12-16 | 2010-12-16 | Time synchronizing method capable of recognizing GPS input signals in self-adapting manner |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102156404A true CN102156404A (en) | 2011-08-17 |
| CN102156404B CN102156404B (en) | 2012-10-03 |
Family
ID=44437946
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201010590838A Active CN102156404B (en) | 2010-12-16 | 2010-12-16 | Time synchronizing method capable of recognizing GPS input signals in self-adapting manner |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102156404B (en) |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102540866A (en) * | 2011-12-19 | 2012-07-04 | 西安合众思壮导航技术有限公司 | Multimode multi-machine X-channel programmable pulse synchronization control method and device |
| CN102621954A (en) * | 2012-03-22 | 2012-08-01 | 上海许继电气有限公司 | Self-adaptive multi-signal-source time synchronization card device for smart grid and message analysis system |
| CN106896863A (en) * | 2015-12-18 | 2017-06-27 | 南京南瑞继保电气有限公司 | A kind of embedded system self adaptation setting means |
| CN108181798A (en) * | 2017-11-28 | 2018-06-19 | 东莞理工学院 | A kind of electric grid secondary apparatus self-adaptation setting means |
| CN109031368A (en) * | 2018-07-19 | 2018-12-18 | 大连理工大学 | Method for reading GPS receiving output effective data by combining PPS signal |
| CN109407498A (en) * | 2018-01-04 | 2019-03-01 | 国网四川省电力公司电力科学研究院 | A kind of clock of power meter test method and clock of power meter test device |
| JP2020167603A (en) * | 2019-03-29 | 2020-10-08 | コイト電工株式会社 | Road-vehicle communication device |
| CN115981135A (en) * | 2023-03-17 | 2023-04-18 | 深圳市天辰防务通信技术有限公司 | Military vehicle-mounted time system equipment, control method thereof and time system processing board |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070087734A1 (en) * | 2005-10-17 | 2007-04-19 | Harris Corporation | Time of day synchronization and distribution within a multiprocessor embedded system and related methods |
| CN101334439A (en) * | 2008-07-08 | 2008-12-31 | 国电南瑞科技股份有限公司 | Electric network data integrated collection method and apparatus |
| CN201185428Y (en) * | 2007-05-30 | 2009-01-21 | 上海泰坦通信工程有限公司 | Time synthesis measuring instrument |
| CN201616004U (en) * | 2009-05-11 | 2010-10-27 | 武汉国电武仪电力自动化设备有限公司 | All-hardware time synchronizer |
-
2010
- 2010-12-16 CN CN201010590838A patent/CN102156404B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070087734A1 (en) * | 2005-10-17 | 2007-04-19 | Harris Corporation | Time of day synchronization and distribution within a multiprocessor embedded system and related methods |
| CN201185428Y (en) * | 2007-05-30 | 2009-01-21 | 上海泰坦通信工程有限公司 | Time synthesis measuring instrument |
| CN101334439A (en) * | 2008-07-08 | 2008-12-31 | 国电南瑞科技股份有限公司 | Electric network data integrated collection method and apparatus |
| CN201616004U (en) * | 2009-05-11 | 2010-10-27 | 武汉国电武仪电力自动化设备有限公司 | All-hardware time synchronizer |
Non-Patent Citations (1)
| Title |
|---|
| 《微计算机信息》 20071231 任强等 基于FPGA的GPS同步时钟装置的设计 261-263 1-5 第23卷, 第3-1期 * |
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102540866A (en) * | 2011-12-19 | 2012-07-04 | 西安合众思壮导航技术有限公司 | Multimode multi-machine X-channel programmable pulse synchronization control method and device |
| CN102540866B (en) * | 2011-12-19 | 2013-07-31 | 西安合众思壮导航技术有限公司 | Multimode multi-machine X-channel programmable pulse synchronization control method and device |
| CN102621954A (en) * | 2012-03-22 | 2012-08-01 | 上海许继电气有限公司 | Self-adaptive multi-signal-source time synchronization card device for smart grid and message analysis system |
| CN106896863A (en) * | 2015-12-18 | 2017-06-27 | 南京南瑞继保电气有限公司 | A kind of embedded system self adaptation setting means |
| CN106896863B (en) * | 2015-12-18 | 2019-12-06 | 南京南瑞继保电气有限公司 | Self-adaptive time synchronization method for embedded system |
| CN108181798A (en) * | 2017-11-28 | 2018-06-19 | 东莞理工学院 | A kind of electric grid secondary apparatus self-adaptation setting means |
| CN109407498A (en) * | 2018-01-04 | 2019-03-01 | 国网四川省电力公司电力科学研究院 | A kind of clock of power meter test method and clock of power meter test device |
| CN109031368A (en) * | 2018-07-19 | 2018-12-18 | 大连理工大学 | Method for reading GPS receiving output effective data by combining PPS signal |
| CN109031368B (en) * | 2018-07-19 | 2022-05-13 | 大连理工大学 | Method for reading GPS receiving output effective data by combining PPS signal |
| JP2020167603A (en) * | 2019-03-29 | 2020-10-08 | コイト電工株式会社 | Road-vehicle communication device |
| JP7273591B2 (en) | 2019-03-29 | 2023-05-15 | コイト電工株式会社 | road-to-vehicle communication device |
| CN115981135A (en) * | 2023-03-17 | 2023-04-18 | 深圳市天辰防务通信技术有限公司 | Military vehicle-mounted time system equipment, control method thereof and time system processing board |
| CN115981135B (en) * | 2023-03-17 | 2023-06-06 | 深圳市天辰防务通信技术有限公司 | Military vehicle-mounted time system equipment, control method thereof and time system processing board |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102156404B (en) | 2012-10-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102156404B (en) | Time synchronizing method capable of recognizing GPS input signals in self-adapting manner | |
| CN101493674B (en) | B code demodulating and decoding method and apparatus thereof | |
| CN101571701B (en) | Radio-controlled timepiece and control method for a radio-controlled timepiece | |
| CN102243475B (en) | Compass-based method for generating Germany long-wave near Frankfurt 77.5 KHz (DCF77) time code | |
| CN201532575U (en) | Timing system of distributive industrial monitoring apparatus | |
| CN109828447B (en) | Gateway communication data time synchronization method based on FPGA + ARM architecture | |
| MXPA06001955A (en) | System for synchronous sampling and time-of-day clocking using an encoded time signal. | |
| CN201425704Y (en) | Satellite synchronous main clock device | |
| CN104570824A (en) | Event input module | |
| CN203465541U (en) | Beidou/GPS double-time service source-based failure time recording device | |
| CN201828585U (en) | Portable transformer substation synchronous time ticking and SOE signal generator | |
| CN101609604A (en) | The control method of infrared learning | |
| CN101645611B (en) | Self-adaptive re-sampling method for digital relay protection device | |
| CN202998116U (en) | Pulse-per-second and IRIG-B direct-current code clock synchronization circuit and equipment | |
| CN102591195A (en) | Mutual inspection method for mutually backup double clock, and time comparing device | |
| CN112671491B (en) | Direct-current B code transmission delay compensation method and device | |
| CN106444351A (en) | Multi-source decoding timing system and working method thereof | |
| CN201497873U (en) | IRIG-B signal decoding timing card device based on CPCI bus | |
| CN111077491B (en) | Error self-diagnosis processing method for single-phase electric energy meter | |
| CN101515187B (en) | CPCI-bus-based IRIG-B signal decoding and time correcting card device | |
| CN207424861U (en) | The circuit that a kind of receiving end signal duty cycle adaptively adjusts | |
| CN102508423A (en) | IRIG-B (Inter-Range Instrumentation Group-B) time-setting method adopting enhanced capture module | |
| CN103267906B (en) | Comprehensive automatic transformer substation snow slide testing device based on time synchronization system | |
| CN101937254A (en) | Method for realizing IRIG-B signal decoding time correction | |
| CN201616004U (en) | All-hardware time synchronizer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |