CN102104045B - P-type one time programmable (OTP) device and manufacturing method thereof - Google Patents

P-type one time programmable (OTP) device and manufacturing method thereof Download PDF

Info

Publication number
CN102104045B
CN102104045B CN2009102019660A CN200910201966A CN102104045B CN 102104045 B CN102104045 B CN 102104045B CN 2009102019660 A CN2009102019660 A CN 2009102019660A CN 200910201966 A CN200910201966 A CN 200910201966A CN 102104045 B CN102104045 B CN 102104045B
Authority
CN
China
Prior art keywords
pmos
type
pmos transistor
transistorized
source electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2009102019660A
Other languages
Chinese (zh)
Other versions
CN102104045A (en
Inventor
仲志华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Original Assignee
Shanghai Hua Hong NEC Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Hua Hong NEC Electronics Co Ltd filed Critical Shanghai Hua Hong NEC Electronics Co Ltd
Priority to CN2009102019660A priority Critical patent/CN102104045B/en
Publication of CN102104045A publication Critical patent/CN102104045A/en
Application granted granted Critical
Publication of CN102104045B publication Critical patent/CN102104045B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Non-Volatile Memory (AREA)

Abstract

The invention discloses a P-type one time programmable (OTP) device. The device is a one time programmable device formed by two P-channel metal oxide semiconductor (PMOS) transistors connected in series, wherein the first PMOS transistor is used as a gate transistor, while the second PMOS transistor is used as a storage unit, and the grid of the second PMOS transistor floats; and the source of the second PMOS transistor comprises a coupling region of the source and the floating gate formed by injection of P-type foreign ions so as to increase the coupling capacitance between the source and the gate of the second PMOS transistor. The invention also discloses a method for manufacturing the P-type OTP device, which is to form a coupling region of the source and the gate by P-type foreign ion injection in the second PMOS transistor after polycrystalline silicon is etched. In the invention,, the programming performance of the P-type OTP device is ensured to be greatly improved, the conduction current of the whole device can be improved after programming is completed, the differentiable current ranges of the device before and after programming are increased, and the area of a peripheral circuit for realizing the OTP function can be reduced.

Description

P type OTP parts and manufacture method thereof
Technical field
The present invention relates to semiconductor integrated circuit and make the field, particularly relate to a kind of P type OTP parts, the invention still further relates to the manufacture method of this P type OTP parts.
Background technology
Existing P type OTP parts is the disposal programmable device that is formed by two PMOS transistor series, first PMOS transistor is as gate transistor, in the N-type trap, form the transistorized source electrode of this first PMOS and drain electrode with p type diffusion region, described first PMOS transistor gate is as the word line of whole device, and described first PMOS transistor source is as the source electrode of whole device; Second PMOS transistor is as the memory cell of described OTP parts, described second PMOS transistor gate is floating empty, in the N-type trap, form described second transistorized source electrode of PMOS and drain electrode with p type diffusion region, described second transistorized drain electrode of PMOS is as the bit line of whole device, and first transistorized drain electrode of described second transistorized source electrode of PMOS and described PMOS shares a p type diffusion region.Existing P type OTP parts and logic process are fully compatible, and not needing increases any extra light shield, so used widely.But two transistorized source-drain electrodes of PMOS that form P type OTP parts are less with the coupling capacitance of grid, cause the programming efficiency of this device lower, and namely this device is very little in the differentiable current range in programming front and back.Existing solution is normally during reading current, and making alive on the N-type trap is to increase differentiable current range before and after the programming.This will consume the area of a large amount of OTP peripheral circuits.Although each cellar area of P type OTP parts is very little, more peripheral circuit is needing the application restric-tion of such device under the application scenario of high-density capacity.
Summary of the invention
Technical problem to be solved by this invention provides a kind of P type OTP parts, described P type OTP parts program performance is significantly improved, and can improve the afterwards On current of whole device of having programmed, increase device differentiable current range before and after programming, can also reduce the area of the peripheral circuit of realizing the OTP function; For this reason, the present invention also provides a kind of manufacture method of this P type OTP parts.
For solving the problems of the technologies described above, P type OTP parts provided by the invention, the disposal programmable device monomer structure that is formed by two PMOS transistor series, first PMOS transistor is as gate transistor, in the N-type trap, form the transistorized source electrode of this first PMOS and drain electrode with p type diffusion region, described first PMOS transistor gate is as the word line of whole device, and described first PMOS transistor source is as the source electrode of whole device; Second PMOS transistor is as the memory cell of described OTP parts, described second PMOS transistor gate is floating empty, in the N-type trap, form described second transistorized source electrode of PMOS and drain electrode with p type diffusion region, described second transistorized drain electrode of PMOS is as the bit line of whole device, and first transistorized drain electrode of described second transistorized source electrode of PMOS and described PMOS shares a p type diffusion region; Comprise described second the transistorized source electrode of PMOS that is formed by the p type impurity Implantation and the coupling regime of described second transistorized floating boom of PMOS at described second transistorized source electrode of PMOS, in order to increasing the coupling capacitance between described second transistorized source electrode of PMOS and the floating boom, the Width of the coupling regime that described P type Implantation forms does not carry out source electrode that the PMOS transistor of described P type Implantation generates and grid, drain electrode and grid in logic process the width of coupling regime is large.
The manufacture method of P type OTP parts of the present invention comprises the steps:
Step 1, form N-type well region and the place of effectively isolation at silicon substrate, above described well region, form gate dielectric layer, form polysilicon at dielectric layer;
Step 2, etch polysilicon, form first PMOS transistor and second transistorized grid of PMOS, define first PMOS transistor and second transistorized source region of PMOS and drain region, and to make the transistorized drain region of described first PMOS and second transistorized source region of PMOS be same active area;
Step 3, utilize photoetching process, in described second transistorized source region of PMOS, form a photoresist window, utilize photoresist to do the barrier layer and carry out the p type impurity Implantation, remove the coupling regime that photoresist and annealing activate described second the transistorized source electrode of PMOS of formation and described second transistorized floating boom of PMOS;
Step 4, carry out described first and second PMOS transistor P type light dope Implantation, the growth of polysilicon gate sidewall as the barrier layer, utilize described polysilicon gate and sidewall to carry out described first and second PMOS transistor P type heavy doping ion as the barrier layer to inject take polysilicon gate, and annealing activates, form described first and second PMOS transistor source and drain electrode, do electrode and draw, described second transistorized grid floating of PMOS at described first PMOS transistor source and grid, described second transistorized drain electrode of PMOS.
The present invention can make second transistorized source electrode of PMOS of described P type OTP parts and grid coupling capacitance increase, described P type OTP parts program performance is significantly improved, and can improve the afterwards On current of whole device of having programmed, increase device differentiable current range before and after programming, can also reduce the area of the peripheral circuit of realizing the OTP function.
Description of drawings
The present invention is further detailed explanation below in conjunction with the drawings and specific embodiments:
Fig. 1 is P type OTP parts structural representation of the present invention;
Fig. 2 is PMOS transistor hot electron Injection Current and the poor relation curve of gate source voltage;
Fig. 3 is the flow chart for the manufacture method of P type OTP parts of the present invention;
Fig. 4 is the working curve before and after the existing P type OTP parts programming;
Fig. 5 is the working curve before and after the P type OTP parts programming of the present invention.
Embodiment
As shown in Figure 1, be P type OTP parts structural representation of the present invention, the disposal programmable device that is formed by 12 series connection of PMOS transistor 11 and PMOS transistor.Wherein first PMOS transistor 11 is as gate transistor, in N-type trap 15, form source electrode 191 and the drain electrode 192 of described first PMOS transistor 11 with p type diffusion region, its grid 13 is as the word line of whole device, and described source electrode 191 is as the source electrode of whole device.Second PMOS transistor 12 is as the memory cell of this device, and its grid 16 is floating empty, forms source electrode 192 and the drain electrode 193 of described second PMOS transistor 12 in N-type trap 15 with p type diffusion region, and described drain electrode 193 is as the bit line of whole device.The drain electrode of the source electrode of described second PMOS transistor 12 and described first PMOS transistor 11 shares a P diffusion region 192, can effectively save the area of OTP parts like this, the possibility of having avoided simultaneously latch up to produce.The source electrode 192 of described second PMOS transistor 12 also comprises the source electrode 192 of described second the PMOS transistor 12 that is formed by the p type impurity Implantation and the coupling regime 18 of the floating boom 16 of described second PMOS transistor 12, in order to increasing the coupling capacitance between described second transistorized source electrode of PMOS and the floating boom, the Width of the coupling regime 18 that described P type Implantation forms does not carry out source electrode and the grid that the PMOS transistor of described P type Implantation generates in logic process, drain electrode also is large 30 nanometers of width of PMOS transistor P type lightly doped region 19 to 60 nanometers with the coupling regime 19 of grid.Coupling regime 18 degree of depth, concentration that described P type Implantation forms are identical with the degree of depth, the concentration of PMOS transistor P type lightly doped region 19, and the angle of described P type Implantation is that 7 degree are between 60 degree.The actual value system of selection of the width of the coupling regime 18 that described P type Implantation forms, concentration, the degree of depth makes described second PMOS transistor 12 reach optimal heat electronic injection condition when programming for the source electrode 192 that guarantees described second PMOS transistor 12 satisfies with the size of the coupling capacitance between the floating boom 16.The Programming Principle of described P type OTP parts is: described second PMOS transistor 12 under programming state by the coupling capacitance between its source electrode 192 and the floating boom 16 with the voltage coupling of source electrode 192 to its floating boom 16, upload to and the voltage on the described source electrode 192 is source electrode 191 from first PMOS transistor 11, first PMOS transistor 11 is in conducting state in programming process.Through reasonably calculating, can make second PMOS transistor 12 be in PMOS transistor hot electron under programming state injects under the optimum voltage condition, thereby there is a large amount of hot electrons to be injected on the floating boom 16, changed the threshold voltage of second PMOS transistor 12, and then change the electric current of OTP parts before and after programming, finish the function of OTP parts.PMOS transistor hot electron injects (CHE) and is different from nmos pass transistor, occurring in the transistor polysilicon (can reference: Matsuoka to the less situation of substrate longitudinal electric field, F.et al. " Analysis of Hot-Carrier-Induced Degradation Mode onpMOSFET ' s " .IEEE Transactions on Electron Devices, Vol 37, No.6, June 1990, pages 1487-1495.).As shown in Figure 2, be PMOS transistor hot electron Injection Current and the poor relation curve of gate source voltage, by injecting the formed Injection Current of electronics certain peak Distribution is arranged, its peak Distribution in the voltage difference of grid and source electrode is-1.2V~-0.8V, the programming efficiency of OTP directly depends on hot electron quantity and the energy of generation, and namely the programming efficiency at optimal heat electronic injection condition OTP is the highest.The present invention is by width, concentration, the degree of depth of the coupling regime 18 of the described P type Implantation formation of adjusting, thereby regulate source electrode 192 and the size of the coupling capacitance between the floating boom 16 of described second PMOS transistor 12, when this coupling capacitance makes the coupled voltages of 16 of the source electrode 192 of described second PMOS transistor 12 and floating booms poor during for the 1V left and right sides, described second PMOS transistor 12 reaches the optimal heat electronic injection when programming, can make P type OTP parts programming efficiency of the present invention the highest.
As shown in Figure 3, the flow chart for the manufacture method of P type OTP parts of the present invention comprises the steps:
Step 1, form N-type trap 15 and the place of effectively isolation at silicon substrate 10, above described trap 15, form gate dielectric layer, form polysilicon at dielectric layer.
Step 2, etch polysilicon, form first PMOS transistor gate 13 and second transistorized grid 16 of PMOS, define first PMOS transistor and second transistorized source region of PMOS and drain region, and to make the transistorized drain region of described first PMOS and second transistorized source region of PMOS be same active area.
Step 3, utilize photoetching process, in described second transistorized source region of PMOS, form a photoresist window, utilize photoresist to do the barrier layer and carry out the p type impurity Implantation, removal photoresist and annealing activate the coupling regime 18 that forms the transistorized source electrode 192 of described second PMOS and described second transistorized floating boom 16 of PMOS; The source electrode that coupling regime 18 generates in logic process than the PMOS transistor that does not carry out described p type impurity Implantation and the coupling regime of grid, drain electrode and grid also are that large 30 nanometers of width of P type light doping section 19 are to 60 nanometers; The implant angle of described p type impurity Implantation be 7 the degree to 60 the degree, the energy of injection is identical with P type light dope Implantation with dosage; Angle, energy and the dosage concrete technology parameter of injecting makes described second PMOS transistor reach optimal heat electronic injection condition when the programming to be as the criterion to guarantee that coupling capacitance size between described second transistorized source electrode of PMOS and the floating boom satisfies.
Step 4, carry out described first as the barrier layer take polysilicon gate and form P type light doping section 19 with second PMOS transistor P type light dope Implantation, 17 growths of polysilicon gate sidewall, utilizing described polysilicon gate and sidewall 17 to carry out described first for the barrier layer injects with second PMOS transistor P type heavy doping ion, and annealing activates, form the transistorized source electrode 191 of described first PMOS and 192 and second PMOS transistor sources of drain electrode 192 and drain electrode 193, at described first PMOS transistor source 191 and grid 13, the transistorized drain electrode 193 of described second PMOS is done electrode and is drawn, and the transistorized grid 16 of described second PMOS is floated and removed metal silicide 14 on the grid 16.
Existing P type OTP parts will add the voltage higher than source at substrate usually under the state of reading, be illustrated in figure 4 as 2V.And the too high meeting of this underlayer voltage causes that reading current is excessively low, and reading circuit can't read the electric current of the OTP unit of having programmed; Underlayer voltage is excessively low, and then the OTP unit initial current before the programming is excessive, also can't distinguish the state of OTP unit.So usually will realize providing simultaneously two accurate voltages to substrate and source by very complicated peripheral reading circuit, this can consume very large chip area simultaneously.The technology of using this paper to introduce can make on the substrate without any need for extra voltage, as shown in Figure 6; This only need provide a precise voltage when wanting whole OTP control/Design of Read Circuit, reduces greatly the area of whole chip.So that the range of application of this class OTP parts is extended under the application of low-density capacity.
More than by specific embodiment the present invention is had been described in detail, but these are not to be construed as limiting the invention.In the situation that does not break away from the principle of the invention, those skilled in the art also can make many distortion and improvement, and these also should be considered as protection scope of the present invention.

Claims (9)

1. P type OTP parts, the disposal programmable device that is formed by two PMOS transistor series, first PMOS transistor is as gate transistor, in the N-type trap, form the transistorized source electrode of this first PMOS and drain electrode with p type diffusion region, described first PMOS transistor gate is as the word line of whole device, and described first PMOS transistor source is as the source electrode of whole device; Second PMOS transistor is as the memory cell of described OTP parts, described second PMOS transistor gate is floating empty, in the N-type trap, form described second transistorized source electrode of PMOS and drain electrode with p type diffusion region, described second transistorized drain electrode of PMOS is as the bit line of whole device, and first transistorized drain electrode of described second transistorized source electrode of PMOS and described PMOS shares a p type diffusion region; It is characterized in that: comprise described second the transistorized source electrode of PMOS that is formed by the p type impurity Implantation and the coupling regime of described second transistorized floating boom of PMOS in described second the transistorized source electrode of PMOS position adjacent with grid, the adjacent position of grid in the transistorized source electrode of described first PMOS and drain electrode and described second transistorized drain electrode of PMOS and correspondence all is formed with a P type lightly doped region, and the width of the coupling regime of described second transistorized source electrode of PMOS is greater than the width of described P type lightly doped region.
2. P type OTP parts as claimed in claim 1, it is characterized in that: large 30 nanometers of width of the described P type of the Width of the coupling regime of described second transistorized source electrode of PMOS lightly doped region are to 60 nanometers.
3. P type OTP parts as claimed in claim 1, it is characterized in that: the coupling regime degree of depth, concentration that described P type Implantation forms are identical with the degree of depth, the concentration of PMOS transistor P type lightly doped region, and the angle of described P type Implantation is that 7 degree are between 60 degree.
4. such as claim 1 or 2 or 3 described P type OTP parts, it is characterized in that: the actual value system of selection of the width of the coupling regime that described P type Implantation forms, concentration, the degree of depth makes described second PMOS transistor reach optimal heat electronic injection condition when programming for the size of the coupling capacitance between described second the transistorized source electrode of PMOS of assurance and the floating boom satisfies.
5. P type OTP parts as claimed in claim 4 is characterized in that: described second PMOS transistor reaches optimal heat electronic injection condition when programming be that the transistorized grid coupled voltages of described second PMOS is less than the transistorized source voltage 0.8V~1.2V of described second PMOS.
6. the manufacture method of a P type OTP parts as claimed in claim 1 is characterized in that, comprises the steps:
Step 1, form N-type well region and the place of effectively isolation at silicon substrate, above described well region, form gate dielectric layer, form polysilicon at dielectric layer;
Step 2, etch polysilicon, form first PMOS transistor and second transistorized grid of PMOS, define first PMOS transistor and second transistorized source region of PMOS and drain region, and to make the transistorized drain region of described first PMOS and second transistorized source region of PMOS be same active area;
Step 3, utilize photoetching process, in described second transistorized source region of PMOS, form a photoresist window, utilize photoresist to do the barrier layer and carry out the p type impurity Implantation, remove the coupling regime that photoresist and annealing activate described second the transistorized source electrode of PMOS of formation and described second transistorized floating boom of PMOS;
Step 4, carry out described first and second PMOS transistor P type light dope Implantation, the growth of polysilicon gate sidewall as the barrier layer, utilize described polysilicon gate and sidewall to carry out described first and second PMOS transistor P type heavy doping ion as the barrier layer to inject take polysilicon gate, and annealing activates, form described first and second PMOS transistor source and drain electrode, do electrode and draw, described second transistorized grid floating of PMOS at described first PMOS transistor source and grid, described second transistorized drain electrode of PMOS.
7. the manufacture method of P type OTP parts as claimed in claim 6 is characterized in that: large 30 nanometers of width of the P type lightly doped region that the coupling regime that the Implantation of p type impurity described in the step 3 forms forms than the type of P described in step 4 light dope Implantation are to 60 nanometers.
8. the manufacture method of P type OTP parts as claimed in claim 6 is characterized in that: the implant angle of the Implantation of p type impurity described in the step 3 be 7 degree to 60 degree, the energy of injection is identical with the type of P described in step 4 light dope Implantation with dosage.
9. such as the manufacture method of claim 6 or 7 or 8 described P type OTP parts, it is characterized in that: the angle of injection, energy and dosage concrete technology parameter make described second PMOS transistor reach optimal heat electronic injection condition when the programming to be as the criterion to guarantee that coupling capacitance size between described second transistorized source electrode of PMOS and the floating boom satisfies.
CN2009102019660A 2009-12-18 2009-12-18 P-type one time programmable (OTP) device and manufacturing method thereof Active CN102104045B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2009102019660A CN102104045B (en) 2009-12-18 2009-12-18 P-type one time programmable (OTP) device and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2009102019660A CN102104045B (en) 2009-12-18 2009-12-18 P-type one time programmable (OTP) device and manufacturing method thereof

Publications (2)

Publication Number Publication Date
CN102104045A CN102104045A (en) 2011-06-22
CN102104045B true CN102104045B (en) 2013-01-09

Family

ID=44156704

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2009102019660A Active CN102104045B (en) 2009-12-18 2009-12-18 P-type one time programmable (OTP) device and manufacturing method thereof

Country Status (1)

Country Link
CN (1) CN102104045B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102881691B (en) * 2011-07-13 2015-06-03 上海华虹宏力半导体制造有限公司 P-type OTP (one time programmable) device and preparing method therefore
CN102969318B (en) * 2011-07-13 2015-06-03 上海华虹宏力半导体制造有限公司 P-type one-time programmable (OTP) device and manufacturing method thereof
CN103021950A (en) * 2011-09-20 2013-04-03 复旦大学 Method for preparing embedded storage based on change-resistant gate medium
CN103094282B (en) * 2011-10-28 2015-10-14 上海华虹宏力半导体制造有限公司 P type disposal programmable device structure
CN103390588B (en) 2012-05-09 2015-08-19 无锡华润上华半导体有限公司 A kind of method making MROM memory based on otp memory

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1967878A (en) * 2005-11-17 2007-05-23 力旺电子股份有限公司 Operation mehtod of single-poly non-volatile memory device
CN101005075A (en) * 2006-01-19 2007-07-25 力晶半导体股份有限公司 Non-volatile storage and its producing method

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1967878A (en) * 2005-11-17 2007-05-23 力旺电子股份有限公司 Operation mehtod of single-poly non-volatile memory device
CN101005075A (en) * 2006-01-19 2007-07-25 力晶半导体股份有限公司 Non-volatile storage and its producing method

Also Published As

Publication number Publication date
CN102104045A (en) 2011-06-22

Similar Documents

Publication Publication Date Title
US6444523B1 (en) Method for fabricating a memory device with a floating gate
US7847331B2 (en) Nonvolatile semiconductor memory device
KR100466902B1 (en) Single gate nonvolatile memory cell and method for accessing the same
CN103515435B (en) MOS transistor and forming method thereof, SRAM memory cell circuit
CN102104045B (en) P-type one time programmable (OTP) device and manufacturing method thereof
US20150279468A1 (en) Composite impurity scheme for memory technologies
CN105825878A (en) Recovery circuit for improving negative bias-temperature instability of memory clock circuit
KR20140038859A (en) Two-transistor non-volatile memory cell and related program and read methods
US20200202946A1 (en) Flash memory bitcell erase with source bias voltage
CN103094282B (en) P type disposal programmable device structure
US10964391B2 (en) Programming circuit and programming method of flash memory and flash memory
CN102969318B (en) P-type one-time programmable (OTP) device and manufacturing method thereof
CN106206748B (en) SONOS device and manufacturing method thereof
US10008267B2 (en) Method for operating flash memory
US8906762B2 (en) Flash memory with P-type floating gate
CN102037518B (en) Circuit for and an electronic device including a nonvolatile memory cell and a process of forming the electronic device
US20190088330A1 (en) Low voltage difference operated eeprom and operating method thereof
CN102881691B (en) P-type OTP (one time programmable) device and preparing method therefore
US7429512B2 (en) Method for fabricating flash memory device
CN104576648A (en) OTP (one-time programmable memory) device and manufacturing method thereof
Lim et al. Improvement of GIDL-assisted Erase by using Surrounded BL PAD Structure for VNAND
US10374100B2 (en) Programmable non-volatile memory with low off current
CN101877329B (en) OTP (One Time Programming) device and manufacture method
CN102751286B (en) Embedded dynamic memory compatible with deep sub-micron complementary metal-oxide-semiconductor (CMOS) logic technology and preparation method
CN105742249A (en) Method for improving SONOS memory reading operation capability

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING

Free format text: FORMER OWNER: HUAHONG NEC ELECTRONICS CO LTD, SHANGHAI

Effective date: 20140115

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 201206 PUDONG NEW AREA, SHANGHAI TO: 201203 PUDONG NEW AREA, SHANGHAI

TR01 Transfer of patent right

Effective date of registration: 20140115

Address after: 201203 Shanghai city Zuchongzhi road Pudong New Area Zhangjiang hi tech Park No. 1399

Patentee after: Shanghai Huahong Grace Semiconductor Manufacturing Corporation

Address before: 201206, Shanghai, Pudong New Area, Sichuan Road, No. 1188 Bridge

Patentee before: Shanghai Huahong NEC Electronics Co., Ltd.