CN102098054A - Self-adaptive analog-to-digital conversion board card based on FPGA (field programmable gate array) - Google Patents
Self-adaptive analog-to-digital conversion board card based on FPGA (field programmable gate array) Download PDFInfo
- Publication number
- CN102098054A CN102098054A CN2010106090925A CN201010609092A CN102098054A CN 102098054 A CN102098054 A CN 102098054A CN 2010106090925 A CN2010106090925 A CN 2010106090925A CN 201010609092 A CN201010609092 A CN 201010609092A CN 102098054 A CN102098054 A CN 102098054A
- Authority
- CN
- China
- Prior art keywords
- signal
- fpga
- circuit board
- integrated circuit
- self adaptation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The invention provides a self-adaptive analog-to-digital conversion board card based on an FPGA (field programmable gate array), which comprises an FPGA logic device which is provided with a plurality of parallel processing signal processing channels to correspondingly distinguish and process a plurality of nonstandard RS485 signals with different speed rates. The self-adaptive analog-to-digital conversion board card can be used for automatically adapting to the date input of eight nonstandard RS485 signals with different speed rates, independently acquiring and distinguishing the data, synchronously converting the data into an analog signal, and outputting the analog signal. In an intelligent signal distinguishing method, the content of the transmitted signal can be correctly distinguished by acquiring the counting specific value between a high-level signal and a low-level signal under the condition that the frequencies of the input nonstandard RS485 signals do not need to be previously known; the real-time distinguishing and the series-parallel conversing of the input signals on a processing board card which is more centralized can be completed; and in order to improve the integrated level, a plurality of analog-to-digital conversion modules are further intergraded on the same board card, and a signal adjusting board card does not need to be additionally arranged during application, so that the cost is effectively saved.
Description
Technical field
The present invention relates to a kind of data acquisition and digiverter, particularly a kind of self adaptation digital-to-analogue conversion integrated circuit board based on FPGA.
Background technology
Existing RS485 is typical serial communication standard, standard code uses the voltage difference between two holding wires to define logic " 0/1 " signal, logical zero represents for+(2-6) V with the voltage difference of line-to-line, and logical one is represented for-(2-6) V with the voltage difference of line-to-line.
Because the signal attenuation effect of circuit, above-mentioned standard RS485 can only transmit certain distance.And standard RS485 requires transmit leg and recipient to must operate at same frequency range (allowing certain error); If transmit leg and recipient's frequency is inconsistent, then can cause data not to be correctly validated.
In addition, as the integrated circuit board that standard RS485 signal of communication is handled, can only handle the transmission and the conversion of one road signal usually, the signal condition integrated circuit board by other carries out conversion such as D/A with data then.
Summary of the invention
The purpose of this invention is to provide a kind of self adaptation digital-to-analogue conversion integrated circuit board based on FPGA, can self adaptation the different frequency of input data, the identification duty ratio is 1/4 and 3/4 non-standard RS485 signal, and finishes the data acquisition and the digital-to-analogue conversion processing of multiple signals in real time.
In order to achieve the above object, technical scheme of the present invention provides a kind of self adaptation digital-to-analogue conversion integrated circuit board based on FPGA, comprise the fpga logic device, it is provided with the signal processing channel of some parallel processings, comes corresponding identification to handle the non-standard RS485 signal of several of different frequency.
Some signal processing channels of described fpga logic device adopt same global clock to drive; The frequency of described global clock is far above the highest frequency of described non-standard RS485 signal.
The frequency of the non-standard RS485 signal of described several is distributed in 100KHz respectively between the 1MHz.
The global clock of described fpga logic device is preferably 40MHz in the scope of 25MHz to 40MHz.
Also be provided with input signal on the described integrated circuit board and isolate modular converter, be connected with the input of described fpga logic device; Described input signal is isolated modular converter, respectively to the non-standard RS485 signal of described several of input, carries out signal type conversion, signal level conversion and level signal successively and isolates.
Receive described input signal and isolate the several output signal of modular converter, carry out sample count by described fpga logic device correspondence in its described some signal processing channels.
Also be provided with the Signal Spacing output interface that is connected with the output of described fpga logic device on the described integrated circuit board, the recognition result data of described fpga logic device output are carried out serial-to-parallel conversion.
Also be provided with the some D/A converter modules that are connected with described Signal Spacing output interface on the described integrated circuit board, its digital signal value corresponding conversion with described Signal Spacing output interface output is an analog signal values, and exports to the outside.
In the data bit of described non-standard RS485 signal, high-low level ratio respectively is set to valid data 1/4 and at 3/4 o'clock; Described valid data are 0 or 1.
Compared with prior art, self adaptation digital-to-analogue conversion integrated circuit board based on FPGA of the present invention, its advantage is: the present invention can adapt to the data input of the nearly 8 tunnel non-standard RS485 signals of different rates automatically, carry out simultaneously data acquisition identification independently, and convert analog signal output synchronously to.
Because the employing duty ratio is 1/4 and 3/4 non-standard RS485 signal, thereby realized the reliable transmission of long distance R S485 serial data.
Because in the fpga logic device of integrated circuit board core, adopted intelligent signal recognition method, by gathering the count ratio of high level signal and low level signal, under the situation of the non-standard RS485 signal frequency that need not to know in advance input, can correctly discern the signal content of transmission;
The present invention can finish Real time identification and the string and the conversion process of multichannel input signal on the processing integrated circuit board of relatively concentrating in addition; In order to improve integrated level, integrated multi-channel digital and analogue modular converter on same integrated circuit board also, thereby in application extra signalization conditioning integrated circuit board, effectively save cost.
Description of drawings
Fig. 1 is the non-standard RS485 signal of handling based on the self adaptation digital-to-analogue conversion integrated circuit board identification of FPGA of the present invention;
Fig. 2 is the operation principle schematic diagram of the self adaptation digital-to-analogue conversion integrated circuit board based on FPGA of the present invention.
Embodiment
Below in conjunction with description of drawings the specific embodiment of the present invention.
Self adaptation digital-to-analogue conversion integrated circuit board based on FPGA of the present invention uses high speed FPGA(field programmable gate array) logical device is that 1/4 and 3/4 non-standard RS485 signal carries out signal capture and analyzing and processing to duty ratio.
As shown in Figure 1, described duty ratio is in 1/4 and 3/4 the non-standard RS485 signal, label
Be the counting starting position of high level signal, promptly start record signal is in the periodicity of high level; Label
Be that the high level signal counting finishes, the beginning of low level signal counting, promptly start record signal is in low level periodicity; Label
It is data bit (1 bit) end position of described non-standard RS485 signal, counting the ratio of counting with low level signal as if high level signal in the bit is 1/4, be that duty ratio is 1/4, determine that this bit is " 0 ", if the high level signal counting is 3/4 with the ratio of low level signal counting, be that duty ratio is 3/4, determine that this bit is " 1 ".
As shown in Figure 2, the integrated input signal that is provided with is isolated modular converter 10 on integrated circuit board of the present invention, comes the corresponding 8 tunnel above-mentioned non-standard RS485 signals that receive from outside industrial computer PXI interface; After described input signal isolation modular converter 10 carries out type conversion, signal level conversion and the level signal isolation of input signal successively, export to the fpga logic device 20 of integrated circuit board core.
8 tunnel non-standard RS485 signals of above-mentioned input are the RS485 differential signals, and it at first is converted into level signal, isolate the bus isolating chip of establishing in the modular converter 10 by input signal then level signal is converted to stable TTL signal.
Utilize the parallel processing capability of described fpga logic device 20, portion is provided with 8 identical signal processing channels within it; Adopt the clock of the 40MHz of an overall situation to drive to all signal processing channels; The input signal of each signal processing channel does not disturb mutually, and can carry out the identification of input signal separately simultaneously and handle.The adoptable fpga chip of the present invention is the Spartan II 2S150 of Xilinx, perhaps Spartan III 3S400.
Because the data maximum transmission rate of RS-485 is 10Mbps, because the non-standard RS485 signal of outside input, its peak frequency is below 1MHz; For automatically adapt to described non-standard RS485 signal respectively at 100KHz to the data frequency that distributes between the 1MHz, make fpga logic device 20 of the present invention in 25MHz to 40MHz scope, be preferably under the high frequency of 40MHz, to carrying out sample count by the input signal after input signal isolation modular converter 10 conversion process.
The effect of bringing thus is as follows: to the 1MHz signal of any one bit, high level signal counting is 1/4 o'clock with the scope of the ratio of low level signal counting in the 10/30(duty ratio) be 3/4 o'clock to the 30/10(duty ratio); And to the 500KHz signal of any one bit, the scope of the ratio of high level signal counting/low level signal counting 20/60 (duty ratio is 1/4 o'clock) to 60/20 (duty ratio is 3/4 o'clock).
As seen, the frequency of signal is low more, and count value is big more; No matter but how many frequency input signals is, duty ratio is that the calculated value of 1/4 signal is about 0.33, duty ratio is that the calculated value of 3/4 signal is about 3, both numerical value difference are very big, thereby, for the frequency input signal between frequency distribution is from 100KHz to 1MHz, the data that the present invention all can identify current transmission exactly are 0 or 1.
In order further to improve the integrated level of described integrated circuit board, on integrated circuit board of the present invention, also be provided with 8 D/A converter modules 40.Described fpga logic device 20 is isolated output interface 30 by signalization and is connected with described D/A converter module 40, exports the recognition result of described fpga logic device 20.
The recognition result data of each described signal processing channel output are all undertaken from serial-to-parallel conversion by Signal Spacing output interface 30, again by described D/A converter module 40 corresponding output analog signal values; Described analog signal values is 0 ~ 5V continually varying voltage signal.
In application, the self adaptation digital-to-analogue conversion integrated circuit board based on FPGA of the present invention, the PXI slot of insertion industrial computer; After system powered on, integrated circuit board obtained power supply from the PXI interface automatically.The non-standard RS485 signal of continuous input, isolate modular converter 10 by input signal and be sent to fpga logic device 20, can select some passages in 8 signal processing channels to use, sample without interfering with each other identification after, by the D/A converter module 40 output analog signal values of correspondence, be delivered to analog signal output interface by shielding conductor as the output signal of described integrated circuit board.Corresponding each signal processing channel is provided with the indicator light interface on the integrated circuit board, is connected to LED light on the industrial computer panel with flat wire, in order to show the ruuning situation of each passage.
In sum, the self adaptation digital-to-analogue conversion integrated circuit board based on FPGA of the present invention can adapt to the data input of maximum 8 tunnel non-standard RS485 signals of different rates automatically, carries out data acquisition identification simultaneously independently, and converts analog signal output synchronously to.
Because the employing duty ratio is 1/4 and 3/4 non-standard RS485 signal, transmits in the differential signal mode, theoretic maximum transmission distance can reach 1219M, thereby has realized the reliable transmission of long distance R S485 serial data.
Because in the fpga logic device of integrated circuit board core, adopted intelligent signal recognition method, by gathering the count ratio of high level signal and low level signal, under the situation of the non-standard RS485 signal frequency that need not to know in advance input, can correctly discern the signal content of transmission;
The present invention can finish Real time identification and the string and the conversion process of multichannel input signal on the processing integrated circuit board of relatively concentrating in addition; In order to improve integrated level, integrated multi-channel digital and analogue modular converter on same integrated circuit board also, thereby in application extra signalization conditioning integrated circuit board.The present invention can be applicable to the data acquisition system in industrial environment such as fields such as large electric appliances Equipment Control, the signal transmission of industrial mine.
Although content of the present invention has been done detailed introduction by above preferred embodiment, will be appreciated that above-mentioned description should not be considered to limitation of the present invention.After those skilled in the art have read foregoing, for multiple modification of the present invention with to substitute all will be conspicuous.Therefore, protection scope of the present invention should be limited to the appended claims.
Claims (10)
1. the self adaptation digital-to-analogue conversion integrated circuit board based on FPGA is characterized in that, comprise fpga logic device (20), it is provided with the signal processing channel of some parallel processings, comes corresponding identification to handle the non-standard RS485 signal of several of different frequency.
2. according to claim 1 based on the self adaptation digital-to-analogue conversion integrated circuit board of FPGA, it is characterized in that some signal processing channels of described fpga logic device (20) adopt same global clock to drive; The frequency of described global clock is far above the highest frequency of described non-standard RS485 signal.
As described in the claim 2 based on the self adaptation digital-to-analogue conversion integrated circuit board of FPGA, it is characterized in that the frequency of the non-standard RS485 signal of described several is distributed in 100KHz respectively between the 1MHz.
As described in the claim 3 based on the self adaptation digital-to-analogue conversion integrated circuit board of FPGA, it is characterized in that the global clock of described fpga logic device (20) is in the scope of 25MHz to 40MHz.
As described in the claim 4 based on the self adaptation digital-to-analogue conversion integrated circuit board of FPGA, it is characterized in that the global clock of described fpga logic device (20) is 40MHz.
As described in the claim 5 based on the self adaptation digital-to-analogue conversion integrated circuit board of FPGA, it is characterized in that, also be provided with input signal on the described integrated circuit board and isolate modular converter (10), be connected with the input of described fpga logic device (20); Described input signal is isolated modular converter (10), respectively to the non-standard RS485 signal of described several of input, carries out signal type conversion, signal level conversion and level signal successively and isolates.
As described in the claim 6 based on the self adaptation digital-to-analogue conversion integrated circuit board of FPGA, it is characterized in that, receive described input signal and isolate the several output signal of modular converter (10), carry out sample count by described fpga logic device (20) correspondence in its described some signal processing channels.
As described in the claim 7 based on the self adaptation digital-to-analogue conversion integrated circuit board of FPGA, it is characterized in that, also be provided with the Signal Spacing output interface (30) that is connected with the output of described fpga logic device (20) on the described integrated circuit board, the recognition result data of described fpga logic device (20) output are carried out serial-to-parallel conversion.
As described in the claim 8 based on the self adaptation digital-to-analogue conversion integrated circuit board of FPGA, it is characterized in that, also be provided with the some D/A converter modules (40) that are connected with described Signal Spacing output interface (30) on the described integrated circuit board, its digital signal value corresponding conversion with described Signal Spacing output interface (30) output is an analog signal values, and exports to the outside.
As described in the claim 1 to 9 any one based on the self adaptation digital-to-analogue conversion integrated circuit board of FPGA, it is characterized in that in the data bit of described non-standard RS485 signal, high-low level ratio respectively is set to valid data 1/4 and at 3/4 o'clock; Described valid data are 0 or 1.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010609092.5A CN102098054B (en) | 2010-12-28 | 2010-12-28 | Self-adaptive analog-to-digital conversion board card based on FPGA (field programmable gate array) |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010609092.5A CN102098054B (en) | 2010-12-28 | 2010-12-28 | Self-adaptive analog-to-digital conversion board card based on FPGA (field programmable gate array) |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102098054A true CN102098054A (en) | 2011-06-15 |
| CN102098054B CN102098054B (en) | 2014-05-21 |
Family
ID=44130943
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201010609092.5A Expired - Fee Related CN102098054B (en) | 2010-12-28 | 2010-12-28 | Self-adaptive analog-to-digital conversion board card based on FPGA (field programmable gate array) |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102098054B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103336250A (en) * | 2013-07-15 | 2013-10-02 | 中国空间技术研究院 | DC/DC power supply converter single event effect detection system based on voltage adaptive technology |
| CN106827835A (en) * | 2015-12-07 | 2017-06-13 | 北大方正集团有限公司 | Synchronizing signal control method and synchronizing signal Control card |
| CN114528237A (en) * | 2022-02-18 | 2022-05-24 | 南昌华勤电子科技有限公司 | Interface converter, circuit board and electronic equipment |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1635501A (en) * | 2003-12-26 | 2005-07-06 | 上海自动化仪表股份有限公司 | Multifunctional communication capture card and distributed control system and capture method thereof |
| CN101615010A (en) * | 2009-07-17 | 2009-12-30 | 西安电子科技大学 | Multi-path data acquiring system based on FPGA |
-
2010
- 2010-12-28 CN CN201010609092.5A patent/CN102098054B/en not_active Expired - Fee Related
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1635501A (en) * | 2003-12-26 | 2005-07-06 | 上海自动化仪表股份有限公司 | Multifunctional communication capture card and distributed control system and capture method thereof |
| CN101615010A (en) * | 2009-07-17 | 2009-12-30 | 西安电子科技大学 | Multi-path data acquiring system based on FPGA |
Non-Patent Citations (1)
| Title |
|---|
| 顾海燕等: "采用FPGA的振动模拟器设计", 《微计算机信息》, vol. 23, no. 08, 31 March 2007 (2007-03-31) * |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103336250A (en) * | 2013-07-15 | 2013-10-02 | 中国空间技术研究院 | DC/DC power supply converter single event effect detection system based on voltage adaptive technology |
| CN103336250B (en) * | 2013-07-15 | 2016-08-10 | 中国空间技术研究院 | DC/DC supply convertor single particle effect detecting system based on voltage adaptive technology |
| CN106827835A (en) * | 2015-12-07 | 2017-06-13 | 北大方正集团有限公司 | Synchronizing signal control method and synchronizing signal Control card |
| CN114528237A (en) * | 2022-02-18 | 2022-05-24 | 南昌华勤电子科技有限公司 | Interface converter, circuit board and electronic equipment |
| CN114528237B (en) * | 2022-02-18 | 2023-12-12 | 南昌华勤电子科技有限公司 | Interface converter, circuit board and electronic equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102098054B (en) | 2014-05-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10225019B2 (en) | Digital signal transmitting apparatus for adjusting multi-channel superconducting quantum interference device | |
| CN102098054B (en) | Self-adaptive analog-to-digital conversion board card based on FPGA (field programmable gate array) | |
| CN102098055B (en) | Data baud rate adaptive digital-analogue conversion device | |
| CN105635130B (en) | The compatible multiplexed signal sampling system of multi-protocols | |
| CN202548576U (en) | Intelligent data control terminal | |
| CN104635272B (en) | Distributed high-density electrical method instrument | |
| CN102331522A (en) | Isolated voltage acquisition circuit for light transmission equipment | |
| CN201583826U (en) | ASI analog quantity acquisition module | |
| CN106504493B (en) | Distributed cable data transmission system for electrical prospecting | |
| CN105471477B (en) | A kind of means of communication based on Multiple coil coupling inductance power line carrier communication system | |
| CN207503441U (en) | MBUS buses send signaling conversion circuit | |
| CN104142647A (en) | General simulation and digital signal input and output board card | |
| CN105098826B (en) | Data processing equipment and its method for HVDC transmission system | |
| CN109302194B (en) | Mbus host receiving circuit | |
| CN106982199A (en) | A kind of Manchester code communications protocol adaptive approach based on FPGA and CPLD | |
| CN103176435A (en) | Device and method of interface for achieving connection of distributed control system and measuring device | |
| CN102395231B (en) | Direct current (DC) high-voltage power supply LED (light-emitting diode) street lamp system and control signal transmitting and receiving method thereof | |
| CN205353628U (en) | Digit type multichannel universal controller based on ultrasonic wave identification module | |
| CN201438647U (en) | Multitasking and multi-channel terminal used for electrical power distribution automation system | |
| CN217689828U (en) | Multichannel intrinsic safety type intelligent I/0 signal acquisition module | |
| CN217560698U (en) | Signal field acquisition device for water cooling system of induction furnace | |
| CN203772988U (en) | Transient electric energy quality information acquisition module with high sampling rate | |
| CN104901516B (en) | A kind of power model signal connection device and its implementation | |
| CN212514831U (en) | Intelligent system for cable fault test | |
| CN208399952U (en) | A kind of dedicated wind powder signal acquisition SCM system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: TONGJI UNIVERSITY Free format text: FORMER OWNER: SHANGHAI MAGLEV TRANSPORTATION DEVELOPMENT CO., LTD. Effective date: 20150305 Free format text: FORMER OWNER: SHANGHAI MAGNETIC SUSPENSION COMMUNICATION ENGINEERING TECHNOLOGY RESEARCH CENTE Effective date: 20150305 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 201204 PUDONG NEW AREA, SHANGHAI TO: 200092 YANGPU, SHANGHAI |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20150305 Address after: 200092 Shanghai City, Yangpu District Siping Road No. 1239 Patentee after: Tongji University Address before: 201204 Pudong New Area, Longyang Road, No. 2520, Patentee before: Shanghai Maglev Transportation Development Co., Ltd. Patentee before: Shanghai Magnetic Suspension Communication Engineering Technology Research Cente |
|
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20140521 Termination date: 20151228 |
|
| EXPY | Termination of patent right or utility model |