CN102081579A - Cache image system and method for storage equipment with dual controllers - Google Patents
Cache image system and method for storage equipment with dual controllers Download PDFInfo
- Publication number
- CN102081579A CN102081579A CN2009102257550A CN200910225755A CN102081579A CN 102081579 A CN102081579 A CN 102081579A CN 2009102257550 A CN2009102257550 A CN 2009102257550A CN 200910225755 A CN200910225755 A CN 200910225755A CN 102081579 A CN102081579 A CN 102081579A
- Authority
- CN
- China
- Prior art keywords
- controller
- buffer memory
- connection
- connects
- memory mirror
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Hardware Redundancy (AREA)
Abstract
The invention discloses a cache image system and method for storage equipment with dual controllers. The system comprises a first controller and a second controller, wherein the second controller receives cache image data from the first controller and builds a data image; the second controller and the first controller build a first connection and a second connection, wherein the first connection serves as a main connection path for transmitting the cache image data between the first controller and the second controller; and the second connection serves as a backup connection path for taking over the first connection when the first connection is abnormal. The system can improve the availability and the reliability of the cache image in the storage equipment system with dual controllers.
Description
Technical field
The present invention relates to the dual controller memory device, relate in particular to the buffer memory mirror image technology between the dual controller of dual controller memory device.
Background technology
Based on the consideration to availability and reliability, industry adopts the dual controller framework more and more when design and realization storage system.The sharpest edges of this framework are to occur unusually when one of them controller, and another controller can be taken over the fail-safe control device at once, and continuing provides service to the user.For example, use the memory device of dual controller to comprise storage area network (SAN, Storage Area Network) etc.
Buffer memory mirror image (Cache Mirroring) is a kind of Cache resist technology that generally uses in double controller storage system, and its starting point is to improve the availability of storage system.In general, storage system comprises two kinds of WriteModes, i.e. write back (write-back) and write through (logical writing).Write back is meant behind the data writing system buffer memory (Buffer), i.e. declaration operate successfully, and write through is meant and just declares to operate successfully after data are write disk (or other destination devices).In principle, write back can be better than write through aspect usefulness, but has risk: in case the machine of delaying unusually takes place controller, being present in the data that do not write disk among the Buffer of system as yet will lose.Cache Mirroring The Application of Technology is exactly in order to address this problem.Under the dual controller environment, two controllers are mutually for the other side's Cache establishes mirror image, in case one of them controller failure, another controller can write back memory device with data by this mirror image, thereby the assurance user data can not lost.
The general implementation of Cache Mirroring is when a controller carries out write operation, not only data is write among the local Buffer, simultaneously this part data is sent to setting up data image on the side controller.This just requires to exist between two controllers efficient a, connection reliably.In case and this connects appearance unusually, Cache Mirroring also just can't continue.At this moment general solution be to the user report write error or in write through mode with the data write storage device.Yet under some applied environment, such as database application environment (random read-write is many), changing write through mode into will influence usefulness greatly.
Summary of the invention
Purpose of the present invention is intended to one of solve the aforementioned problems in the prior at least.
For this reason, embodiments of the invention propose a kind of buffer memory mirror method and system that can improve the dual controller memory device of buffer memory mirror image availability.
According to an aspect of the present invention, the embodiment of the invention has proposed a kind of buffer memory mirror-image system of dual controller memory device, comprising: first controller; Reception is from the buffer memory mirror image data of described first controller and set up second controller of data image, wherein said second controller establishes first with described first controller and is connected and second connection, described first connection is used as the main interface channel of buffer memory mirror image data between described first controller of transmission and described second controller, and described second connects as take over the described first standby interface channel that connects when the described first connection appearance is unusual.
The further embodiment according to the present invention, described first controller also comprises detection module, described detection module is used to detect and upgrades described first and connects and/or described second current state that connects.Described detection module detects by connecting via described first connection and/or described second to described second controller transmission I/O test request.
The further embodiment according to the present invention, described first controller is passing through described first connection after described second controller sends the failure of buffer memory mirror image data, switches by described second connection to send described buffer memory mirror image data to described second controller.
The further embodiment according to the present invention, described second is connected to Ethernet directly connection or the connection of system for serial small computer interface SAS bus.
According to a further aspect in the invention, embodiments of the invention propose a kind of buffer memory mirror method of dual controller memory device, may further comprise the steps: between first controller and second controller, set up first and be connected and second connect, wherein said first connects the main interface channel as buffer memory mirror image data between described first controller of transmission and described second controller, and described second is connected to the standby interface channel of the described buffer memory mirror image data of transmission; Judge whether described first connection occurs unusual; And connect to occur when unusual described first, switch to connect and send the foundation that described buffer memory mirror image data carries out data image in described second controller by described second.
The further embodiment according to the present invention, described method also comprises: connect to described second controller transmission I/O test request via described first connection and/or described second; And according to the detection feedback of described I/O test request and upgrade described first and connect and/or described second current state that connects.According to described first connecting and/or described second current state that connects of upgrading, judge described first connect whether occur unusual and/or decision whether switch to connect to described second controller and send the buffer memory mirror image data by described second.
The further embodiment according to the present invention is passing through described first connection after described second controller sends the failure of buffer memory mirror image data, judges that described first connects appearance unusually.
The further embodiment according to the present invention, described second is connected to that Ethernet directly connects or system for serial small computer interface SAS bus connects.
The present invention also is provided with the standby interface channel of relatively inexpensive, a low usefulness the main interface channel that uses for the buffer memory mirror image between two controllers of dual controller memory device under a normal condition is set.In case main connection generation is unusual, standby connection can be taken over immediately, for the use of buffering mirror image transmission data, thus the availability and the reliability of raising buffer memory mirror image.
Aspect that the present invention adds and advantage part in the following description provide, and part will become obviously from the following description, or recognize by practice of the present invention.
Description of drawings
Above-mentioned and/or additional aspect of the present invention and advantage are from obviously and easily understanding becoming the description of embodiment below in conjunction with accompanying drawing, wherein:
Fig. 1 is the structural representation of buffer memory mirror-image system of the dual controller memory device of the embodiment of the invention;
Fig. 2 is the overview flow chart of the buffer memory mirror method of dual controller memory device of the present invention; And
Fig. 3 is the flow chart of steps of buffer memory mirror method of the dual controller memory device of the embodiment of the invention.
Embodiment
Describe embodiments of the invention below in detail, the example of described embodiment is shown in the drawings, and wherein identical from start to finish or similar label is represented identical or similar elements or the element with identical or similar functions.Below by the embodiment that is described with reference to the drawings is exemplary, only is used to explain the present invention, and can not be interpreted as limitation of the present invention.
With reference now to Fig. 1,, the figure illustrates the structure of buffer memory mirror-image system of the dual controller memory device of the embodiment of the invention.As shown in Figure 1, the dual controller 10 of the dual controller memory device of this embodiment comprises first controller 20 and second controller 30.Establishing first between second controller 30 and first controller 20 is connected 26 and second and connects 28, wherein first connection 26 is used as the main interface channels of buffer memory mirror image data between transmission first controller 20 and second controller 30, and second connection 28 is as take over the standby interface channel of first connection 26 when first connection, 26 appearance are unusual.Wherein first controller 20 and second controller 30 can receive the buffer memory mirror image data that side controller is sent mutually, and set up data image.
Purpose for the sake of simplicity, in the illustrated embodiment, with first controller 20 as buffer memory mirror image data output terminal, second controller 30 is an example as the opposite end that receives data and set up data image, and the principle of work of the buffer memory mirror-image system of dual controller memory device of the present invention is made detailed description.But it is pointed out that this specific embodiment only for illustrative purpose, is not used in restriction the present invention.Present technique field those of ordinary skill obviously as can be known, second controller 30 and first controller 20 be data sending terminal and data image receiving end each other.
Second connects 28 can be one and compare relatively inexpensive redundancy and connect with normal the connection.
Second connection, 28 operable I/O ports for example are that Ethernet directly connects network interface, system for serial small computer interface (SAS, Serial Attached SCSI) bus connects in conjunction with the SAS chip, and perhaps other can realize the port of communication between first controller 20 and second controller 30.
When write request of first controller, 20 beginnings, at first change buffer status and connect 26 to second controller, 30 transmission buffer memory mirror image datas by first.If at this moment first connection 26 is working properly, then first controller 20 can successfully send to second controller 30 with data.30 of second controllers receive data and set up data image, then to first controller, 20 transmit operation results.First controller 20 correspondingly writes buffer memory with data, and the change buffer status.So far, first controller 10 finishes this write request and announces and finish.
Connect 26 at first controller 20 when second controller 30 sends the buffer memory mirror image data by first, abnormal conditions such as interruption occur as if first connection 26, then first controller 20 can be failed in the judgment data transmission after waiting for the schedule time.At this moment, first controller 20 can switch the write request buffer memory mirror image datas that sent correspondence by second connection 28 to second controller 30.Data by second connect 28 successfully be transferred to second controller 30 after, 30 of second controllers can repeat that aforesaid operations is set up data image and to first controller, 20 feedback operation results.
In one embodiment of the invention, first controller 20 can also comprise detection module 22, and for example detection module 22 detects in real time and upgrades first connection 26 and/or second and connects 28 current state.Particularly, detection module 22 can connect 26 and/or second via first and connect 28 to second controller, 30 transmission I/O test request, send test frame or test pack for example continuous or periodicly, thereby in the I/O processing procedure, whether obtain to connect information available, and needn't wait pending data to send failure by the state of checking connection.And connect 26 according to testing result to first and be connected 28 connection status with second and upgrade, for example be notified to first controller 20 then with the form of status indicator.
In this case, when first controller, 20 beginning write requests, at first attempt detecting first by detection module 22 and connect 26 connection status, but detecting for first 26 times spent of connection, first controller 20 just can be changed buffer status and connect 26 by first and send data to second controller 30.If first connection 26 is unavailable, then first controller 20 switches by second connection 28 and carries out data transmission.
Certainly, second connects 28 also may occur unusually, this can not obtain second controller 30 to first controller, 20 feedback operation as a result the time waiting for by first controller 20 unusually after the schedule time, first controller, 20 meeting judgment data send failure, perhaps by the detection of detection module 22 before sending data and the status indicator judgement of renewal.Connect under the 26 and 28 all disabled situations at first, second, first controller 20 can adopt the mode of write through that corresponding data is write disk, thereby finishes this write request.
Connect 26 first and occur unusual and second connect under the situation of 28 operate as normal, whether adopt second connect 28 also can be relevant with user's selection.For example, the user can specify a property value for this equipment before each equipment of use, the effect of this value is to tell system when first connects 26 inefficacies, it tends to use original WriteMode (write back with cache mirroring, write-back and buffer memory mirror image) still to change write through (logical writing) mode into.Use original WriteMode if be provided with, then use second to connect 26, otherwise do not use.
In system 10, except a connection of under normal circumstances using for the buffer memory mirror image (first connects 26) is set, also provide one to connect (second connects 28) between two controllers 20 and 30 with the normal redundancy of comparing relatively inexpensive, low usefulness that is connected.Promptly in system 10, when normal connection takes place can use redundant the connection to carry out Mirroring Mapping when unusual.
Fig. 2 has provided the overview flow chart of the buffer memory mirror method of dual controller memory device of the present invention, may further comprise the steps as shown in the figure:
At first, setting up first between two controllers (first controller and second controller) of dual controller memory device is connected and second connection (step 102), wherein first connects as the main interface channel that transmits buffer memory mirror image data between first controller and second controller, and second is connected to the standby interface channel of transmission buffer mirror image data;
Then, judge first connects unusual (step 104) whether occur; And
Connect to occur when unusual first, switch to connect and send the foundation that the buffer memory mirror image data carries out data image in second controller by second.
Second connection can be to compare first redundancy that connects less expensive, low usefulness to connect, for example the I/O port of Shi Yonging is that Ethernet directly connects network interface, the connection of SAS chip and SAS bus, perhaps other can realize the port of communication between first controller and second controller.
Fig. 3 is the flow chart of steps of buffer memory mirror method of the dual controller memory device of the embodiment of the invention.
In this embodiment, purpose of the present invention is described for the sake of simplicity, with first controller as buffer memory mirror image data output terminal, second controller is an example as the opposite end that receives data and set up data image, and the principle of work of the buffer memory mirror method of dual controller memory device of the present invention is made detailed description.
At first, controller 1 a beginning write request (step 202), controller 1 change buffer status also sends buffer memory mirror image data (step 204) by connecting for 1 (that is, first connects) to controller 2 then.At this moment, need to judge whether corresponding data sends success (step 206).
If at this moment connect 1 working properlyly, judge that then controller 1 successfully sends to controller 2 with data.Controller 2 receives data and sets up data image (step 208), then to controller 1 transmit operation result (step 210).Controller 1 correspondingly writes buffer memory with data, and change buffer status (step 212).So far, controller 1 finishes this write request and announces and finish (step 214).
By connecting 1 when controller 2 sends the buffer memory mirror image data, occur abnormal conditions such as interruption at controller 1 as if connection 1, then controller 1 can be failed in the judgment data transmission after waiting for the schedule time.
At this moment, controller 1 can further judge whether to switch by connecting for 2 (promptly second connects) and send corresponding write request buffer memory mirror image data (step 216) to controller 2.
The determining step that step 216 is set be because, connect 1 occur whether adopting when unusual connect 2 also can be relevant with user's selection.For example, the user can specify a property value for this equipment before each equipment of use, the effect of this value is to tell system when connecting 1 inefficacy, and it tends to use original WriteMode (write back with cache mirroring) still to change write through mode into.If judging to be provided with uses original WriteMode, then controller 1 uses and connects 2 data are sent to controller 2 (step 218).
If data successfully send to controller 2, promptly connect 2 operate as normal, then repeating step 208 is set up data image to step 214 by controller 2, and by controller 1 data is write buffering.If data successfully do not send to controller 2, promptly connecting 2 does not have operate as normal, and then controller 1 still adopts write through mode that data are write disk (step 222).
In one embodiment of the invention, buffer memory mirror method of the present invention can also may further comprise the steps: in the corresponding write request of controller 1 before controller 2 sends data, at first via connecting 1 and/or connect 2 and send the I/O test request to controller 2, and according to the detection feedback of described I/O test request and upgrade and connect 1 and/or connect 2 current state.
Particularly, a software detection program can be set in controller 1, realize by connecting 1 and/or connect 2 by this program, send test frame or test pack to controller 2 for example continuous or periodicly, thereby in the I/O processing procedure, whether obtain to connect information available, and needn't wait pending data to send failure by the state of checking connection.And upgrade with the connection status that is connected 2 connecting 1 according to testing result, for example be notified to controller 2 then with the form of status indicator.
In this case, when controller 1 beginning write request, at first detect the connection status of connection 1, but detecting 1 time spent of connection, controller 1 just can be changed buffer status and send data to controller 2 by connecting 1.If connection 1 is unavailable, then controller 1 switches by connecting 2 and carries out data transmission.Certainly, connect 2 and also may occur unusually, connect 2 can judge by sending the detection before the data and the status indicator of renewal unusually.
In the present invention, the main interface channel that under a normal condition, uses between two controllers of dual controller memory device, the standby interface channel of relatively inexpensive, a low usefulness is set also for the buffer memory mirror image.In case main the connection takes place unusually, standby connection can be taken over immediately, uses for buffering mirror image transmission data.By a relatively inexpensive redundant ways of connecting, improve the availability and the reliability of buffer memory mirror image (Cache Mirroring).Though though the usefulness of this moment is lower than using normal connection, but still be higher than the Writethrough mode.
Although illustrated and described embodiments of the invention, for the ordinary skill in the art, be appreciated that without departing from the principles and spirit of the present invention and can carry out multiple variation, modification, replacement and modification that scope of the present invention is by claims and be equal to and limit to these embodiment.
Though the present invention discloses as above with a preferred embodiment; right its is not in order to limit the present invention; under the situation that does not deviate from spirit of the present invention and essence thereof; those of ordinary skill in the art work as can make various corresponding changes and distortion according to the present invention, but these corresponding changes and distortion all should belong to the protection domain of the appended claim of the present invention.
Claims (10)
1. the buffer memory mirror-image system of a dual controller memory device is characterized in that, comprising:
First controller;
Reception is from the buffer memory mirror image data of described first controller and set up second controller of data image, wherein
Described second controller establishes first with described first controller and is connected and second connection, described first connection is used as the main interface channel of buffer memory mirror image data between described first controller of transmission and described second controller, and described second connects as take over the described first standby interface channel that connects when the described first connection appearance is unusual.
2. the buffer memory mirror-image system of dual controller memory device as claimed in claim 1, it is characterized in that, described first controller also comprises detection module, described detection module connects via described first and/or described second connection sends the I/O test request to described second controller, connects and/or described second current state that connects to detect and to upgrade described first.
3. the buffer memory mirror-image system of dual controller memory device as claimed in claim 2, it is characterized in that, described first controller determines whether that according to described first connection and/or described second current state that connects upgraded switching sends the buffer memory mirror image data by described second connection to described second controller.
4. the buffer memory mirror-image system of dual controller memory device as claimed in claim 1, it is characterized in that, described first controller is passing through described first connection after described second controller sends the failure of buffer memory mirror image data, switches by described second connection to send described buffer memory mirror image data to described second controller.
5. as the buffer memory mirror-image system of claim 1 a described dual controller memory device, it is characterized in that described second is connected to Ethernet directly connection or the connection of system for serial small computer interface SAS bus.
6. the buffer memory mirror method of a dual controller memory device is characterized in that, may further comprise the steps:
Setting up first between first controller and second controller is connected and second connects, wherein said first connects the main interface channel as buffer memory mirror image data between described first controller of transmission and described second controller, and described second is connected to the standby interface channel of the described buffer memory mirror image data of transmission;
Judge whether described first connection occurs unusual; And
Connect to occur when unusual described first, switch to connect and send the foundation that described buffer memory mirror image data carries out data image in described second controller by described second.
7. the buffer memory mirror method of dual controller memory device as claimed in claim 6 is characterized in that, also comprises:
Connect to described second controller transmission I/O test request via described first connection and/or described second; And
According to the detection feedback of described I/O test request and upgrade described first and connect and/or described second current state that connects.
8. the buffer memory mirror method of dual controller memory device as claimed in claim 7, it is characterized in that, according to described first connecting and/or described second current state that connects of upgrading, judge described first connect whether occur unusual and/or decision whether switch to connect to described second controller and send the buffer memory mirror image data by described second.
9. the buffer memory mirror method of dual controller memory device as claimed in claim 6 is characterized in that, is passing through described first connection after described second controller sends the failure of buffer memory mirror image data, judges that described first connects appearance unusually.
10. as the buffer memory mirror method of claim 6 a described dual controller memory device, it is characterized in that described second is connected to that Ethernet directly connects or system for serial small computer interface SAS bus connects.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009102257550A CN102081579A (en) | 2009-11-30 | 2009-11-30 | Cache image system and method for storage equipment with dual controllers |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009102257550A CN102081579A (en) | 2009-11-30 | 2009-11-30 | Cache image system and method for storage equipment with dual controllers |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102081579A true CN102081579A (en) | 2011-06-01 |
Family
ID=44087552
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2009102257550A Pending CN102081579A (en) | 2009-11-30 | 2009-11-30 | Cache image system and method for storage equipment with dual controllers |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102081579A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103577125A (en) * | 2013-11-22 | 2014-02-12 | 浪潮(北京)电子信息产业有限公司 | Cross controller group mirror image writing method and device applied to high-end disk array |
| CN103605618A (en) * | 2013-11-20 | 2014-02-26 | 浪潮电子信息产业股份有限公司 | Non-write-back mirror image and direct write switching method for cache mirror image system |
| CN109471759A (en) * | 2018-11-21 | 2019-03-15 | 北京谷数科技有限公司 | A kind of database failure switching method and equipment based on SAS dual control equipment |
-
2009
- 2009-11-30 CN CN2009102257550A patent/CN102081579A/en active Pending
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103605618A (en) * | 2013-11-20 | 2014-02-26 | 浪潮电子信息产业股份有限公司 | Non-write-back mirror image and direct write switching method for cache mirror image system |
| CN103605618B (en) * | 2013-11-20 | 2017-02-08 | 浪潮电子信息产业股份有限公司 | Non-write-back mirror image and direct write switching method for cache mirror image system |
| CN103577125A (en) * | 2013-11-22 | 2014-02-12 | 浪潮(北京)电子信息产业有限公司 | Cross controller group mirror image writing method and device applied to high-end disk array |
| CN109471759A (en) * | 2018-11-21 | 2019-03-15 | 北京谷数科技有限公司 | A kind of database failure switching method and equipment based on SAS dual control equipment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7472241B2 (en) | Storage system and backup method | |
| US7587627B2 (en) | System and method for disaster recovery of data | |
| JP5127491B2 (en) | Storage subsystem and control method thereof | |
| US6802023B2 (en) | Redundant controller data storage system having hot insertion system and method | |
| US6009535A (en) | SCSI adaptor failover for a disk drive system | |
| CN101197651B (en) | Method, equipment, master control board and interface plate of communication between plates | |
| US6425049B1 (en) | Disk array system and method of changing the configuration of the disk array system | |
| US7992048B2 (en) | Computer system and method for performing failure detecting processing for a logical path | |
| US20100083040A1 (en) | Expander Circuit For A Solid State Persistent Storage Device That Provides A Plurality Of Interfaces To Corresponding Storage Controllers | |
| US7124244B2 (en) | Storage system and a method of speeding up writing data into the storage system | |
| US7793145B2 (en) | Method and apparatus for verifying fault tolerant configuration | |
| US20080005614A1 (en) | Failover and failback of write cache data in dual active controllers | |
| US20020133740A1 (en) | Redundant controller data storage system having system and method for handling controller resets | |
| US20070088978A1 (en) | Internal failover path for SAS disk drive enclosure | |
| US7568119B2 (en) | Storage control device and storage control device path switching method | |
| JP2005326935A (en) | Management server for computer system equipped with virtualization storage and failure preventing/restoring method | |
| JP2007072571A (en) | Computer system, management computer and access path management method | |
| US20060233204A1 (en) | Redundant I/O interface management | |
| EP0889410A2 (en) | Method and apparatus for high availability and caching data storage devices | |
| US20010016919A1 (en) | Storage system | |
| JPH086910A (en) | Cluster type computer system | |
| JP2005196490A (en) | System and method for data duplication | |
| WO2021088367A1 (en) | Data recovery method and related device | |
| US20090077275A1 (en) | Multiple I/O interfacing system for a storage device and communicating method for the same | |
| US7752340B1 (en) | Atomic command retry in a data storage system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20110601 |