CN102064767B - Frequency conversion device and conversion method and filter thereof - Google Patents
Frequency conversion device and conversion method and filter thereof Download PDFInfo
- Publication number
- CN102064767B CN102064767B CN 200910226005 CN200910226005A CN102064767B CN 102064767 B CN102064767 B CN 102064767B CN 200910226005 CN200910226005 CN 200910226005 CN 200910226005 A CN200910226005 A CN 200910226005A CN 102064767 B CN102064767 B CN 102064767B
- Authority
- CN
- China
- Prior art keywords
- signal
- input
- frequency
- input signal
- frequency conversion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000006243 chemical reaction Methods 0.000 title claims abstract description 116
- 238000000034 method Methods 0.000 title claims abstract description 26
- 238000005070 sampling Methods 0.000 claims abstract description 76
- 238000001914 filtration Methods 0.000 claims abstract description 14
- 230000003111 delayed effect Effects 0.000 claims description 24
- 238000010586 diagram Methods 0.000 description 10
- 230000000295 complement effect Effects 0.000 description 7
- 230000001934 delay Effects 0.000 description 3
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Images
Landscapes
- Superheterodyne Receivers (AREA)
Abstract
Description
技术领域technical field
本发明涉及一种转换装置及其转换方法,特别是涉及一种频率转换装置及其转换方法。The present invention relates to a conversion device and its conversion method, in particular to a frequency conversion device and its conversion method.
背景技术Background technique
对于无线通讯产品,其主要组件通常包括传送器与接收器二部分,而本发明则是针对接收器部分予以创新。以目前的电视系统为例,电视系统中的调谐器主要有两大类,一为传统铁壳调谐器(CAN tuner)的中频讯号输出架构,另一种为普遍使用于硅芯片调谐器(silicon tuner)的零中频(Zero IF)架构,所以调谐器后端的解调处理电路中的一频率转换装置必须同时支持这两种输入讯号,即中频输入讯号与基频输入讯号,请参阅图1,为现有技术的具有中频讯号输入的频率转换装置的方块图。如图所示,现有技术的频率转换装置10’包含一模拟数字转换器12’、一第一乘法器14’、一第二乘法器16’、一振荡器18’、一第一滤波器24’与一第二滤波器26’。模拟数字转换器12’接收调谐器1’所输出的中频讯号,并依据一取样频率fs转换中频讯号,产生一数字讯号,并传送至第一乘法器14’与第二乘法器16’,第一乘法器14’与第二乘法器16是分别将数字讯号乘上一余弦讯号与一正旋讯号后,而将中频讯号降为基频讯号,并传送至第一滤波器24’与第二滤波器26’,而产生I讯号与Q讯号,供后续电路使用。For wireless communication products, its main components usually include two parts: a transmitter and a receiver, and the present invention is an innovation aimed at the receiver part. Taking the current TV system as an example, there are two main types of tuners in the TV system, one is the IF signal output structure of the traditional iron shell tuner (CAN tuner), and the other is the tuner commonly used in silicon chips (silicon chip). tuner) zero intermediate frequency (Zero IF) architecture, so a frequency conversion device in the demodulation processing circuit at the back end of the tuner must support these two input signals at the same time, that is, the intermediate frequency input signal and the base frequency input signal, please refer to Figure 1, It is a block diagram of a prior art frequency conversion device with an intermediate frequency signal input. As shown in the figure, the frequency conversion device 10' of the prior art includes an analog-to-digital converter 12', a first multiplier 14', a second multiplier 16', an oscillator 18', a first filter 24' and a second filter 26'. The analog-to-digital converter 12' receives the intermediate frequency signal output by the tuner 1', and converts the intermediate frequency signal according to a sampling frequency fs to generate a digital signal, and sends it to the first multiplier 14' and the second multiplier 16', the second A multiplier 14' and a
由于解调处理电路必须同时支持调谐器1’输出的中频讯号与基频讯号,所以解调处理电路如非采用图1的频率转换装置10’,即是采用能接收基频输入讯号的频率转换器。不管采用上述中的何种频率转换装置,皆须有二个滤波器,而这都使得解调处理电路的面积居高不下,且都会反应在成本上。Since the demodulation processing circuit must support the intermediate frequency signal and the base frequency signal output by the tuner 1' at the same time, if the demodulation processing circuit does not use the frequency conversion device 10' in Figure 1, it uses a frequency conversion device that can receive the base frequency input signal. device. No matter what kind of frequency conversion device is used, two filters are required, and this makes the area of the demodulation processing circuit high, which will be reflected in the cost.
发明内容Contents of the invention
本发明的目的之一,在于提供一种频率转换装置及其转换方法,其减少滤波器的使用,而减少电路的面积,进而节省成本。One of the objectives of the present invention is to provide a frequency conversion device and a conversion method thereof, which reduce the use of filters, reduce the area of the circuit, and further save costs.
本发明的目的之一,在于提供一种频率转换装置及其转换方法,其减少模拟数字转换器的使用,而减少电路的复杂度及面积,进而节省成本。One of the objectives of the present invention is to provide a frequency conversion device and a conversion method thereof, which reduce the use of analog-to-digital converters, reduce the complexity and area of circuits, and further save costs.
本发明的目的之一,在于提供一种频率转换装置及其转换方法,其不使用混波器,而降低电路的复杂度及面积,进而节省成本。One of the objectives of the present invention is to provide a frequency conversion device and a conversion method thereof, which does not use a mixer, thereby reducing the complexity and area of the circuit, thereby saving cost.
本发明的目的之一,在于提供一种频率转换装置及其转换方法,其可同时支持调谐器输出的中频讯号与基频讯号,而减少电路的面积,进而节省成本,并提升效能。One of the objectives of the present invention is to provide a frequency conversion device and its conversion method, which can simultaneously support the IF signal and the base frequency signal output by the tuner, thereby reducing the area of the circuit, thereby saving cost and improving performance.
本发明的频率转换装置包含一模拟数字转换器、一符号转换电路、一第一开关模块、一滤波器与一第二开关模块。模拟数字转换器依据一取样频率接收并取样一输入讯号,以产生一第一数字讯号,其中,取样频率与输入讯号的频率间有一对应关系,符号转换电路接收第一数字讯号,并对第一数字讯号进行一符号转换,而产生一第二数字讯号,第一开关模块用以依据取样频率来选择第一数字讯号与第二数字讯号的其中之一作为一输出讯号,滤波器接收并滤波输出讯号,而产生一滤波讯号,第二开关模块用以依据取样频率,而将输出讯号交替输出至一第一输出路径或一第二输出路径。如此,可减少一个滤波器与模拟数字转换器的使用,而减少电路的面积,进而节省成本。The frequency conversion device of the present invention includes an analog-to-digital converter, a sign conversion circuit, a first switch module, a filter and a second switch module. The analog-to-digital converter receives and samples an input signal according to a sampling frequency to generate a first digital signal, wherein there is a corresponding relationship between the sampling frequency and the frequency of the input signal, and the symbol conversion circuit receives the first digital signal and converts the first The digital signal undergoes a symbol conversion to generate a second digital signal, the first switch module is used to select one of the first digital signal and the second digital signal as an output signal according to the sampling frequency, and the filter receives and filters the output signal to generate a filtered signal, and the second switch module is used to alternately output the output signal to a first output path or a second output path according to the sampling frequency. In this way, the use of a filter and an analog-to-digital converter can be reduced, thereby reducing the area of the circuit, thereby saving cost.
再者,本发明的频率转换装置还包含一第三开关模块与一切换控制模块。第三开关模块耦接于模拟数字转换器,并依据取样频率与一切换控制讯号于一第一输入路径与一第二输入路径间进行切换,而接收输入讯号,并将由第一输入路径或第二输入路径接收到的输入讯号传送至模拟数字转换器,其中,第三开关模块亦可依据切换控制讯号来停止切换,而仅传送由第一输入路径所收到的讯号,切换控制模块用以产生切换控制讯号于第一开关模块及第三开关模块,以控制第一开关模块及第三开关模块的切换。如此,本发明的频率转换装置可同时支持调谐器输出的中频讯号与基频讯号,而减少电路的面积,进而节省成本,并提升效能。Furthermore, the frequency conversion device of the present invention further includes a third switch module and a switch control module. The third switch module is coupled to the analog-to-digital converter, and switches between a first input path and a second input path according to the sampling frequency and a switching control signal, and receives the input signal, and uses the first input path or the second input path to switch. The input signal received by the two input paths is sent to the analog-to-digital converter, wherein the third switch module can also stop switching according to the switching control signal, and only transmit the signal received by the first input path, and the switching control module is used for Generate switching control signals to the first switch module and the third switch module to control the switching of the first switch module and the third switch module. In this way, the frequency conversion device of the present invention can simultaneously support the intermediate frequency signal and the base frequency signal output by the tuner, thereby reducing the area of the circuit, thereby saving cost and improving performance.
本发明提供了一种频率转换装置,其包含:一模拟数字转换器,依据一取样频率接收并取样一输入讯号,以产生一第一数字讯号,其中,该取样频率与该输入讯号的频率间有一对应关系;一符号转换电路,用以接收该第一数字讯号,并对其进行一符号转换,而产生一第二数字讯号;一第一开关模块,用以依据该取样频率,来选择该第一数字讯号与该第二数字讯号的其中之一作为一输出讯号;一滤波器,耦接于该第一开关模块,用以滤波来自该第一开关模块的该输出讯号,并产生一第一滤波讯号与一第二滤波讯号;以及一第二开关模块,耦接于该滤波器,用以依据该取样频率,将该第一滤波讯号与该第二滤波讯号交替输出至一第一输出路径或一第二输出路径。The present invention provides a frequency conversion device, which includes: an analog-to-digital converter that receives and samples an input signal according to a sampling frequency to generate a first digital signal, wherein the frequency between the sampling frequency and the frequency of the input signal There is a corresponding relationship; a symbol conversion circuit is used to receive the first digital signal and perform a symbol conversion to generate a second digital signal; a first switch module is used to select the first digital signal according to the sampling frequency. One of the first digital signal and the second digital signal is used as an output signal; a filter, coupled to the first switch module, is used to filter the output signal from the first switch module and generate a first switch module. a filtered signal and a second filtered signal; and a second switch module coupled to the filter for alternately outputting the first filtered signal and the second filtered signal to a first output according to the sampling frequency path or a second output path.
本发明还提供了一种频率转换方法,其步骤包含:提供一第一输入路径,依据一第一取样频率,而接收并取样来自该第一输入路径的一第一输入讯号,以产生一第一数字讯号,其中,该第一取样频率与该第一输入讯号的频率有一对应关系;对该第一数字讯号进行一符号转换,并产生一第二数字讯号;滤波该第一数字讯号与该第二数字讯号中的至少其一,而产生一第一滤波讯号与一第二滤波讯号;以及将该第一滤波讯号与该第二滤波讯号分别输出至一第一输出路径与一第二输出路径。The present invention also provides a frequency conversion method, the steps of which include: providing a first input path, receiving and sampling a first input signal from the first input path according to a first sampling frequency, to generate a first A digital signal, wherein the first sampling frequency has a corresponding relationship with the frequency of the first input signal; performing a symbol conversion on the first digital signal and generating a second digital signal; filtering the first digital signal and the at least one of the second digital signals to generate a first filtered signal and a second filtered signal; and output the first filtered signal and the second filtered signal to a first output path and a second output respectively path.
本发明还提供了一种频率转换装置,其包含:一第一开关模块,依据一取样频率于一第一输入路径与一第二输入路径间进行切换,而接收一第一输入讯号或一第二输入讯号,并传送该第一输入讯号与该第二输入讯号;一模拟数字转换器,依据该取样频率接收并取样该第一输入讯号或该第二输入讯号,以产生一第一数字讯号,其中,该取样频率与该输入讯号的频率间有一对应关系;一滤波器,耦接于该模拟数字转换器,用以接收并滤波来自该模拟数字转换器的该第一数字讯号,并产生一第一滤波讯号与一第二滤波讯号;以及一第二开关模块,耦接于该滤波器,依据该取样频率,将该第一滤波讯号与该第二滤波讯号交替输出至一第一输出路径与一第二输出路径。The present invention also provides a frequency conversion device, which includes: a first switch module, which switches between a first input path and a second input path according to a sampling frequency, and receives a first input signal or a first input signal. Two input signals, and transmit the first input signal and the second input signal; an analog-to-digital converter, receive and sample the first input signal or the second input signal according to the sampling frequency to generate a first digital signal , wherein, there is a corresponding relationship between the sampling frequency and the frequency of the input signal; a filter, coupled to the analog-to-digital converter, is used to receive and filter the first digital signal from the analog-to-digital converter, and generate A first filtered signal and a second filtered signal; and a second switch module, coupled to the filter, which alternately outputs the first filtered signal and the second filtered signal to a first output according to the sampling frequency path and a second output path.
本发明还提供了一种频率转换方法,其步骤包含:提供一第一输入路径与一第二输入路径,依据一取样频率,而切换并接收该第一输入路径或该第二输入路径所传送的一第一输入讯号与一第二输入讯号;依据该取样频率,而接收并取样该第一输入讯号与该第二输入讯号,以产生一第一数字讯号,其中,该取样频率与该第一输入讯号与该第二输入讯号的频率有一对应关系;滤波该第一数字讯号,而产生一第一滤波讯号与一第二滤波讯号;以及将该第一滤波讯号与该第二滤波讯号分别输出至一第一输出路径与一第二输出路径。The present invention also provides a frequency conversion method, the steps of which include: providing a first input path and a second input path, switching and receiving the signal transmitted by the first input path or the second input path according to a sampling frequency A first input signal and a second input signal; according to the sampling frequency, receive and sample the first input signal and the second input signal to generate a first digital signal, wherein the sampling frequency and the second input signal There is a corresponding relationship between an input signal and the frequency of the second input signal; filtering the first digital signal to generate a first filter signal and a second filter signal; and the first filter signal and the second filter signal respectively output to a first output path and a second output path.
附图说明Description of drawings
图1为现有技术的具有中频讯号输入的频率转换装置的方块图;Fig. 1 is the block diagram of the frequency conversion device with intermediate frequency signal input of prior art;
图2为本发明的一较佳实施例的方块图;Fig. 2 is a block diagram of a preferred embodiment of the present invention;
图3为本发明的一较佳实施例的有限脉冲响应滤波器的方块图;Fig. 3 is the block diagram of the finite impulse response filter of a preferred embodiment of the present invention;
图4为本发明的另一较佳实施例的方块图;以及Fig. 4 is the block diagram of another preferred embodiment of the present invention; And
图5为本发明的另一较佳实施例的方块图。FIG. 5 is a block diagram of another preferred embodiment of the present invention.
附图符号说明Description of reference symbols
现有技术:current technology:
10’ 频率转换装置10’ frequency converter
12’ 模拟数字转换器12’ Analog to Digital Converter
14’ 第一乘法器14’ first multiplier
16’ 第二乘法器16’ second multiplier
18’ 振荡器18’ Oscillator
24’ 第一滤波器24’ first filter
26’ 第二滤波器26’ second filter
本发明:this invention:
10 频率转换装置10 frequency conversion device
12 模拟数字转换器12 Analog-to-digital converters
14 乘法器14 multipliers
16 开关16 switch
18 滤波器18 filter
180 第一延迟模块180 first delay module
1800 第一延迟单元1800 first delay unit
181 第二延迟模块181 Second delay module
1810 第二延迟单元1810 second delay unit
183 第一加法模块183 The first addition module
1830 第一加法单元1830 The first addition unit
184 第一乘法模块184 The first multiplication module
185 第二乘法模块185 second multiplication module
186 第二加法模块186 Second addition module
187 第三加法模块187 The third addition module
20 开关模块20 switch modules
22 第一开关22 first switch
24 第二开关24 second switch
30 频率转换装置30 frequency conversion device
32 开关32 switch
34 模拟数字转换器34 Analog-to-digital converters
36 滤波器36 filters
38 开关模块38 switch module
40 频率转换装置40 frequency conversion device
42 第一开关42 first switch
44 模拟数字转换器44 Analog to Digital Converter
46 滤波器46 filter
47 开关模块47 switch module
48 乘法器48 multipliers
49 第二开关49 second switch
50 第一逻辑门50 first logic gates
52 第二逻辑门52 second logic gate
54 反相器54 Inverter
具体实施方式Detailed ways
请参阅图2,为本发明的一较佳实施例的方块图。如图所示,本发明的频率转换装置10包含一模拟数字转换器12、一符号转换电路14、一开关16、一滤波器18与一开关模块20。模拟数字转换器12接收一输入讯号,并依据一取样讯号的一取样频率fs来取样输入讯号,而产生一第一数字讯号。其中,输入讯号为一调谐器1的一输出讯号,且输入讯号可为一中频讯号,模拟数字转换器12输出第一数字讯号至开关16与符号转换电路14。符号转换电路14接收第一数字讯号,并对第一数字讯号进行一符号转换,而产生一第二数字讯号,即于第一实施例,符号转换电路14对第一数字讯号进行正负号转换;于第二实施例,符号转换电路14可为一1’s补码(1’scomplement)电路;于第三实施例,乘法器14可为一2’s补码(2’s complement)电路。此外,符号转换电路14亦可为一乘法器,其用以将第一数字讯号乘以一负数,而产生第二数字讯号。Please refer to FIG. 2 , which is a block diagram of a preferred embodiment of the present invention. As shown in the figure, the
开关16依据二分之一的取样频率(fs/2)的速度来进行切换,来选择第一数字讯号与第二数字讯号的其中之一作为一输出讯号,即将第一数字讯号或第二数字讯号传送至滤波器18以进行滤波处理,如:低通滤波,而分别产生一第一滤波讯号与一第二滤波讯号。开关模块20耦接于滤波器18,开关模块20用以依据取样频率,将滤波讯号交替输出至一第一输出路径或一第二输出路径,即开关模块20依据取样频率fs来进行开关切换,以便将第一滤波讯号与第二滤波讯号作为频率转换器10的一输出讯号而予以输出,其中,第一输出路径与第二输出路径分别为一同相(I)输出路径或一正交(Q)输出路径。开关模块20包含一第一开关22与一第二开关24。第一开关22用以从滤波器18切换第一滤波讯号或第二滤波讯号为I讯号,第二输出切换开关24用以从滤波器18切换第一滤波讯号或第二滤波讯号作为Q讯号。The
承上所知,模拟数字转换器12的取样频率fs需符合下列方程式;Based on the above knowledge, the sampling frequency fs of the analog-to-
n·取样频率(fs)±中频讯号(fif)=取样频率(fs)/4n·Sampling frequency (f s )±IF signal (f if )=Sampling frequency (fs)/4
其中n为任一整数,若n=-1时,则取样频率fs=4x(fIF/5),其中n的选择可以根据模拟数字转换器10的规范与后续数据处理电路(图中未示出)处理时需要的数据量来选定适当的数值,而得知模拟数字转换器12的取样频率fs。于一较佳实施例中,n的数值一般皆采用-1、0及1。于一实施例中,选定输入讯号的频率等于四分之一的取样讯号的取样频率,即数字中频的频率为fDIF=fs/4,所以振荡器18’(如图1所示)所产生的余弦和正弦序列可简化为0,1,0,-1....的序列,因此,本发明可将图1的现有技术的乘法器14’及16’略去,并使用滤波器18来取代图1的现有技术的第一滤波器24’与第二滤波器26’。当然,于另一实施例中,如此,即可减少电路的面积,进而节省成本。再者,由于序列(0,1,0,-1...)与序列(1,0,-1,0...)分别表示正旋与余弦序列,故可将两序列合并为一序列(1,1,-1,-1...),因此,第一开关16的切换频率依据二分之一的取样频率(fs/2)来切换以取得第一数字讯号或第二数字讯号,并传送至滤波器18,以便同时滤波I讯号与Q讯号。上述的施行方式,仅需一个乘法器与一个滤波器,即可实现,故于成本上也相对地节省许多。Wherein n is any integer, if n=-1, then sampling frequency fs=4x(fIF/5), wherein the selection of n can be according to the specification of analog-to-
于一实施例中,滤波器18可为一有限脉冲响应(Finite Impulse Response,FIR)滤波器,以滤波第一数字讯号或第二数字讯号,此外,由于滤波器18具有对称性,所以滤波器18使用一具有对称系数的有限脉冲响应滤波器。In one embodiment, the
请参阅图3,为本发明的一较佳实施例的有限脉冲响应滤波器的方块图。如图所示,本发明的滤波器18包含一第一延迟模块180、一第二延迟模块181、一第一加法模块183、一第一乘法模块184、一第二乘法模块185、一第二加法模块186与一第三加法模块187。其中,第一延迟模块180、第二延迟模块181与第一加法模块183分别包含多个第一延迟单元1800、多个第二延迟单元1810与多个第三加法单元1830。Please refer to FIG. 3 , which is a block diagram of a finite impulse response filter according to a preferred embodiment of the present invention. As shown in the figure, filter 18 of the present invention comprises a
第一延迟模块180依序延迟第一数字讯号或第二数字讯号,并依序产生多个第一延迟讯号;第二延迟模块181依序延迟源自第一延迟单元1800的所述第一延迟讯号,并依序产生多个第二延迟讯号;第一加法模块183分别对应所述第一延迟讯号与所述第二延迟讯号,且所述加法单元1830相加对应的第一延迟讯号与第二延迟讯号,并依序产生多个第一总和讯号。所述第一延迟单元1800相串联,用以延迟第一数字讯号或该第二数字讯号,并产生所述第一延迟讯号。所述第二延迟单元1810相串联,用以延迟源自由所述第一延迟单元1800所形成的串联列中的最后一个所输出的该第一延迟讯号,并产生多个第二延迟讯号。所述第一加法单元1830分别对应所述第一延迟单元1800与所述第二延迟单元1810,并分别相加对应于第一延迟单元1800与第二延迟单元1810的第一延迟讯号与第二延迟讯号。The
第一乘法模块184分别将所述第一总和讯号的第奇数个第一总和讯号与多个第一系数中相对应的第一系数进行相乘,并产生多个第一乘积讯号。第二乘法模块185分别将所述第一总和讯号的第偶数个第一总和讯号与多个第二系数中相对应的第二系数进行相乘,并产生多个第二乘积讯号。第二加法模块186相加所述第一乘积讯号,并产生第一滤波讯号。第三加法模块187相加所述第二乘积讯号,并产生第二滤波讯号。如此,本发明的滤波器18藉由第一延迟模块180与第二延迟模块181共享第一加法模块183,而减少一半的运算量,进而达到减少电路的面积及成本。The
请参阅图4,为本发明的另一较佳实施例的方块图。如图所示,本实施例的频率转换装置30与图2的实施例不同之处,在于本实施例是应用于接收基频讯号而进行频率转换。本实施例包含一开关32、一模拟数字转换器34、一滤波器36与一开关模块38。开关32依据取样频率fs于一第一输入路径与一第二输入路径间进行切换,而接收分别对应第一输入路径与第二输入路径接收一第一输入讯号或一第二输入讯号,并传送第一输入讯号与第二输入讯号至模拟数字转换器34,模拟数字转换器34接收到第一输入讯号或第二输入讯号时,则依据取样频率fs取样第一输入讯号或第二输入讯号,以产生一第一数字讯号,其中,取样频率与第一输入讯号即第二输入讯号的频率间有一对应关系,即取样频率为第一输入讯号或第二输入讯号的频率的四分之一。Please refer to FIG. 4 , which is a block diagram of another preferred embodiment of the present invention. As shown in the figure, the difference between the
滤波器36耦接于模拟数字转换器34,以接收并滤波模拟数字转换器34的第一数字讯号,并产生一滤波讯号,开关模块38耦接于滤波器36,而依据取样频率fs,将滤波讯号交替输出至一第一输出路径与一第二输出路径。其中,第一输出路径与第二输出路径分别为一同相(I)输出路径或一正交(Q)输出路径,即滤波器36所产生的滤波讯号包含第一滤波讯号与第二滤波讯号,并通过开关模块38而分别输出至第一输出路径与第二输出路径。上述的模拟数字转换器34、滤波器36与开关模块38于图2的实施例中已详加赞述,故此不再多加描述。The
同图2的实施例,由于取样频率为第一输入讯号或第二输入讯号的频率的四分之一,因此,本发明藉由开关32依据取样频率切换第一输入讯号与第二输入讯号,以达到节省一个模拟数字转换器与一个滤波器的使用,而减少电路的复杂度及面积,进而节省成本。2, since the sampling frequency is 1/4 of the frequency of the first input signal or the second input signal, the present invention uses the
请参阅图5,为本发明的另一较佳实施例的方块图。如图所示,本实施例的频率转换装置40与图2以及图4的实施例不同的处,在与本实施例可同时应用于接收中频讯号与基频讯号而进行转换。本实施例的频率转换装置40包含一第一开关42、一模拟数字转换器44、一滤波器46与一开关模块47、一乘法器48、一第二开关49、一第一逻辑门50、一第二逻辑门52及一反相器54。Please refer to FIG. 5 , which is a block diagram of another preferred embodiment of the present invention. As shown in the figure, the frequency converting device 40 of this embodiment differs from the embodiments shown in FIG. 2 and FIG. 4 in that it can be applied to receive an intermediate frequency signal and a base frequency signal for conversion at the same time as the present embodiment. The frequency conversion device 40 of this embodiment includes a first switch 42, an analog-to-digital converter 44, a filter 46, a switch module 47, a multiplier 48, a second switch 49, a first logic gate 50, A second logic gate 52 and an inverter 54 .
由于本实施例的频率转换器40较频率转换装置10多了一切换开关模块来控制第一开关42与第二开关49,其中,切换开关模块包含第一逻辑门50及第二逻辑门52来控制开关42、49,故可同时应用于频率转换中频讯号或基频讯号。于一实施例中,第一逻辑门50可为一与门,而第二逻辑门52可为输入端中的至少其一具有一反相输入的一与门。第一逻辑门50依据一控制讯号而产生一切换讯号,以控制第一开关42,即当第一逻辑门50接收的控制讯号为高电平讯号时,表示频率转换装置40应用于基频讯号,也就是第一逻辑门50依据取样讯号的取样频率fs而依序切换第一输入讯号与第二输入讯号,供模拟数字转换器44进行取样与转换,同时,第二开关49则是停止切换,仅是将模拟数字转换器44产生的第一数字讯号传送至滤波器46进行滤波处理后,予以输出;当控制讯号为低电平讯号时,表示频率转换装置40是应用于中频讯号,第一开关42停止切换,此时,频率转换装置40的运作方式与频率转换装置10相同,因此,模拟数字转换器44则通过上述第一输入讯号或第二输入讯号的传输管道来接收一第三输入讯号,并产生一第三数字讯号于符号转换电路48及第二开关49,其中,第三输入讯号(图中未示出)为一调谐器的输出讯号,为一中频讯号;符号转换电路48将第三数字讯号进行正负号转换,即将第三数字讯号进行负号转换而产生一第四数字讯号。同上,于另一实施例,符号转换电路48可为一乘法器,而将第三数字讯号乘以一负数而产生一第四数字讯号,并传送至开关49。于一较佳实施例中,该负数可为-1;于第二实施例,符号转换电路48可为一1’s补码(1’s complement)电路;于第三实施例,符号转换电路48可为一2’s补码(2’s complement)电路。同时,第二开关49则是依据二分之一的取样频率(fs/2)来依序切换第三数字讯号与第四数字讯号,并传送至滤波器46以进行滤波处理,并分别产生一第三滤波讯号与一第四滤波讯号。Since the frequency converter 40 of this embodiment has one more switch module than the
综上所述,本发明的频率转换装置系以其所包含的模拟数字转换器的取样频率fs,符合下列的方程式:In summary, the frequency conversion device of the present invention satisfies the following equation with the sampling frequency fs of the analog-to-digital converter included therein:
n·fs±fif=fs/4n·f s ±f if =fs/4
亦即,模拟数字转换器的取样频率fs为输入讯号频率的4倍、8倍等。由此,故可节省振荡器的使用,并藉由开关的切换,而减少模拟数字转换器与滤波器的使用,相对地减少电路的面积,进而节省成本,并且,本发明的频率转换器可同时应用于基频讯号或中频讯号的使用,更进一步节省了成本。That is, the sampling frequency fs of the analog-to-digital converter is 4 times, 8 times, etc. of the frequency of the input signal. Therefore, the use of the oscillator can be saved, and the use of the analog-to-digital converter and the filter can be reduced by switching the switch, and the area of the circuit can be relatively reduced, thereby saving cost. Moreover, the frequency converter of the present invention can At the same time, it is applied to the use of baseband signals or intermediate frequency signals, which further saves costs.
以上所述仅为本发明的一较佳实施例而已,并非用来限定本发明实施的范围,凡依本发明的权利要求所述的形状、构造、特征及精神所为的均等变化与修饰,均应包括于本发明的权利要求的范围内。The above description is only a preferred embodiment of the present invention, and is not intended to limit the scope of the present invention. All equivalent changes and modifications made according to the shape, structure, characteristics and spirit of the claims of the present invention, All should be included in the scope of the claims of the present invention.
Claims (39)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 200910226005 CN102064767B (en) | 2009-11-17 | 2009-11-17 | Frequency conversion device and conversion method and filter thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 200910226005 CN102064767B (en) | 2009-11-17 | 2009-11-17 | Frequency conversion device and conversion method and filter thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102064767A CN102064767A (en) | 2011-05-18 |
CN102064767B true CN102064767B (en) | 2013-09-04 |
Family
ID=43999907
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 200910226005 Active CN102064767B (en) | 2009-11-17 | 2009-11-17 | Frequency conversion device and conversion method and filter thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102064767B (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114785364B (en) * | 2021-01-22 | 2024-01-26 | 瑞昱半导体股份有限公司 | Receivers and related signal processing methods |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1430332A (en) * | 2001-12-31 | 2003-07-16 | 瑞昱半导体股份有限公司 | Oversampling Digital-to-Analog Converter with Variable Sampling Frequency |
CN1508981A (en) * | 2002-12-18 | 2004-06-30 | 力原通讯股份有限公司 | Wireless transmission device and signal modulation transmission method thereof |
-
2009
- 2009-11-17 CN CN 200910226005 patent/CN102064767B/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1430332A (en) * | 2001-12-31 | 2003-07-16 | 瑞昱半导体股份有限公司 | Oversampling Digital-to-Analog Converter with Variable Sampling Frequency |
CN1508981A (en) * | 2002-12-18 | 2004-06-30 | 力原通讯股份有限公司 | Wireless transmission device and signal modulation transmission method thereof |
Also Published As
Publication number | Publication date |
---|---|
CN102064767A (en) | 2011-05-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10555256B2 (en) | Re-sampling with reduced power consumption and complexity | |
US8514979B2 (en) | Integrated demodulator, filter and decimator (DFD) for a radio receiver | |
US20060284751A1 (en) | Complex band-pass filter for use in digital radio receiver and complex band-pass delta-sigma AD modulator using the same | |
US6907083B2 (en) | Frequency analysis | |
CN101895354B (en) | Method for measuring signal error vector magnitude in digital domain | |
CN101212213A (en) | Clock signal generating device and analog-digital conversion device | |
US9030337B2 (en) | Multi-branch down converting fractional rate change filter | |
US20080191913A1 (en) | Circuit and method for a/d conversion processing and demodulation device | |
JPH065822B2 (en) | Parallel processing transversal equalizer | |
US6647075B1 (en) | Digital tuner with optimized clock frequency and integrated parallel CIC filter and local oscillator | |
CN102064767B (en) | Frequency conversion device and conversion method and filter thereof | |
WO2012087106A1 (en) | A configurable multi - modulation baseband modulator of software defined radio using fpga | |
GB2382506A (en) | Communications receiver data processing for quadrature modulated data | |
US20020002572A1 (en) | Fir filter,method of operating the same, semiconductor integrated circuit including fir filter, and communication system for transmiting data filtered by fir filter | |
US20170063575A1 (en) | Analog-digital compatible re-sampling | |
TWI411298B (en) | Frequency conversion device and conversion method and filter thereof | |
JP2003008537A (en) | Demodulation circuit for orthogonal frequency division multiplex signal | |
US7793013B1 (en) | High-speed FIR filters in FPGAs | |
US20190036557A1 (en) | Digital up-converter and method therefor | |
KR100631210B1 (en) | Demodulation circuit of receiver using IFF | |
US9954698B1 (en) | Efficient resource sharing in a data stream processing device | |
TW202046647A (en) | Digital-to-analog converter device and digital-to-analog converting method | |
US20090072870A1 (en) | Digital signal processing circuit | |
Tammali et al. | FPGA Implementation of Polyphase Mixing and Area efficient Polyphase FIR Decimation algorithm for High speed Direct RF sampling ADCs | |
US7266161B1 (en) | Efficient method and apparatus for parallel processing for use with high-speed single-bit sampling |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |