CN102014316B - Method and device for processing data - Google Patents
Method and device for processing data Download PDFInfo
- Publication number
- CN102014316B CN102014316B CN 201010512014 CN201010512014A CN102014316B CN 102014316 B CN102014316 B CN 102014316B CN 201010512014 CN201010512014 CN 201010512014 CN 201010512014 A CN201010512014 A CN 201010512014A CN 102014316 B CN102014316 B CN 102014316B
- Authority
- CN
- China
- Prior art keywords
- data
- cycle
- opu
- oduflex
- line data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Communication Control (AREA)
Abstract
The embodiment of the invention discloses a method and a device for processing data. The method comprises the following steps of: receiving and storing current optical channel payload unit (OPU) data, wherein the current OPU data comprises at least one first optical channel data unit flex (ODUflex) transmitted in the form of line and T first line data, each first ODUflex comprises at least one first line data, the total amount of the first line data contained in all the first ODUflexes is T, the current OPU data also comprises T lines, and T is a positive integer which is more than or equal to 2; converting each first line data into one second line data, and outputting the second line data; and performing logical processing on corresponding second line data in each period by adopting a logical processing circuit. Thus, the technical scheme provided by the embodiment of the invention ensures that the transmission process of the OPU data only needs to process the ODUflex by adopting onelogical processing circuit, and reduces resource and power consumptions during processing the ODUflex.
Description
Technical field
The embodiment of the invention relates to the optical transport technology field, particularly a kind of data processing method and device.
Background technology
In order to adapt to optical transport network (optical transport network, hereinafter to be referred as: the transmission of business datum OTN), G.709 (optical channel data unit flex is hereinafter to be referred as frame structure ODUflex) to have defined the transmission container Optical Channel Data Unit-k of variable bit rate in the standard.In the business datum transport process, business datum can be mapped among the ODUflex, again ODUflex is mapped to the optical channel Payload Unit (optical channel payload unit, hereinafter to be referred as: OPU).OPU is the OPUk (k=2,3,4......) of high-order, and wherein k is exponent number, and OPUk can comprise T 1.25G time slot, and for example: OPU2 comprises 8 1.25G time slots, and OPU3 comprises 32 1.25G time slots, and OPU4 comprises 80 1.25G time slots.The data/address bus bit wide of the OPUk of high-order is fixed, and the data/address bus bit wide of OPUk is T*8bit, the timeslot number that comprises for this OPUk of T wherein, and every 8bit is corresponding to a 1.25G time slot.For example: the data/address bus bit wide of OPU2 is 64bit, and the data/address bus bit wide of OPU3 is 256bit.The data of each 1.25G slot transmission are included in same ODUflex, the data of any two 1.25G slot transmission may be included among the same ODUflex, also may be included among the different ODUflex, the data that can comprise n ODUflex thus among the OPUk, 1≤n≤T wherein, when n=1, the data of any two 1.25G slot transmission are included in same ODUflex, when n=T, the data of T 1.25G slot transmission are included among the different ODUflex.The summation of the data/address bus bit wide that all ODUflex among the OPUk take can not surpass the data/address bus bit wide T*8bit of OPUk.
Fig. 1 is the structural representation of OPU data in the prior art, as shown in Figure 1, these OPU data comprise m ODUflex that adopts the parallel data form, and this m ODUflex takies T*8bit data/address bus bit wide, and each ODUflex can take the data/address bus bit wide of one or more 8bit.In other words, the OPU data comprise the T line data, and data of each row are included among the same ODUflex, and each line data transmits in same 1.25G time slot, and each ODUflex can comprise delegation or multirow data, just one or more line data; Because OPU comprises T 1.25G time slot, the data of the corresponding delegation of the data of each 1.25G slot transmission are so the OPU data comprise the T line data.Among Fig. 1, first ODUflex comprises first line data, and wherein " 1 " represents the data among first ODUflex; Second ODUflex comprises second line data, and wherein " 2 " represent second data among the ODUflex; The 3rd ODUflex comprises the 3rd line data, and wherein " 3 " represent the 3rd data among the ODUflex; The 4th ODUflex comprises the 4th line data and the 6th line data, and wherein " 4 " represent the 4th data among the ODUflex, and the rest may be inferred.For example: first ODUflex takies the data/address bus bit wide of 8bit, and the 4th ODUflex takies the data/address bus bit wide of 2*8bit, and the data/address bus bit wide sum that all ODUflex take is T*8bit.In data transmission procedure, need to adopt logic processing circuit that the ODUflex in the OPU data is carried out logical process.In the prior art, because the data/address bus bit wide sum of OPU transmission is T*8bit, so each periodic transfer T*8bit data, the data that namely comprised m parallel ODUflex in the OPU of each periodic transfer data that is to say the data that comprise in the data of each periodic transfer among each ODUflex.Owing to only can handle the data among the ODUflex with each logic processing circuit in one-period, therefore in one-period, each ODUflex need adopt a logic processing circuit to handle, for example for the ODUflex in the OPU data of Fig. 1, need to adopt m logic processing circuit to handle.
In sum, the OPU data are carried out in the transmission course, need to adopt a plurality of logic processing circuits that the ODUflex in the OPU data is handled, this causes the resource and the power consumption that consume when ODUflex handled all bigger.
Summary of the invention
The embodiment of the invention provides a kind of data processing method and device, the resource and the power consumption that consume when in order to reduction ODUflex being handled.
The embodiment of the invention provides a kind of data processing method, comprising:
Receive and store current OPU data; Described current OPU data comprise the first Optical Channel Data Unit-k ODUflex that at least one transmits with the form of going, described current OPU data comprise T first line data, each described ODUflex comprises at least one described first line data, described first line data that all described ODUflex comprise add up to T; Described current OPU data comprise the T row; Wherein T is the positive integer more than or equal to 2;
Convert each described first line data to secondary series data and output, so that logic processing circuit carries out logical process to corresponding described secondary series data in each cycle.
The embodiment of the invention provides a kind of data processing equipment, comprising:
First processing module is used for receiving and storing current OPU data; Described current OPU data comprise the ODUflex that at least one transmits with the form of going, described current OPU data comprise T first line data, each described ODUflex comprises at least one described first line data, described first line data that all described ODUflex comprise add up to T; Described current OPU data comprise the T row; Wherein T is the positive integer more than or equal to 2;
Second processing module is used for converting each described first line data to secondary series data and output, so that logic processing circuit carries out logical process to corresponding described secondary series data in each cycle.
The data processing method that the embodiment of the invention provides and device, receive and store current OPU data earlier, then each first line data in the current OPU data is converted to secondary series data and output, make logic processing circuit carry out logical process to the secondary series data, because the secondary series data are included among the same ODUflex, so only need a logic processing circuit to carry out logical process to the secondary series data.The technical scheme that provides of the embodiment of the invention makes the OPU data transmission procedure only need adopt a logic processing circuit that ODUflex is handled thus, has reduced the resource and the power consumption that consume when ODUflex handled.
Description of drawings
In order to be illustrated more clearly in the embodiment of the invention or technical scheme of the prior art, to do one to the accompanying drawing of required use in embodiment or the description of the Prior Art below introduces simply, apparently, accompanying drawing in describing below is some embodiments of the present invention, for those of ordinary skills, under the prerequisite of not paying creative work, can also obtain other accompanying drawing according to these accompanying drawings.
Fig. 1 is the structural representation of OPU data in the prior art;
Fig. 2 is the flow chart of data processing method embodiment one of the present invention;
Fig. 3 is the structural representation of the OPU data after the conversion in the embodiment of the invention;
Fig. 4 is the flow chart of data processing method embodiment two of the present invention;
Fig. 5 is a kind of schematic diagram that uses memory to carry out data transaction in the embodiment of the invention;
Fig. 6 is the another kind of schematic diagram that uses memory to carry out data transaction in the embodiment of the invention;
Fig. 7 is the schematic diagram of data processing equipment embodiment one of the present invention;
Fig. 8 is the schematic diagram of data processing equipment embodiment two of the present invention.
Embodiment
For the purpose, technical scheme and the advantage that make the embodiment of the invention clearer, below in conjunction with the accompanying drawing in the embodiment of the invention, technical scheme in the embodiment of the invention is clearly and completely described, obviously, described embodiment is the present invention's part embodiment, rather than whole embodiment.Based on the embodiment among the present invention, those of ordinary skills belong to the scope of protection of the invention not making the every other embodiment that obtains under the creative work prerequisite.
Fig. 2 is the flow chart of data processing method embodiment one of the present invention, and as shown in Figure 2, this method comprises:
Each step in the present embodiment can be carried out by data processing equipment.This data processing equipment can be special chip, and perhaps this data processing equipment can be included in the optical transmission device.
In the process of OPU transfer of data, need be handled the ODUflex in the OPU data by logic processing circuit.In order to reduce the consumption of this logic processing circuit, present embodiment is handled the OPU data of transmission by data processing equipment in the transmission course of OPU data.
Data processing equipment receives and stores current OPU data.Current OPU data can be referring to Fig. 1, and the data of each row are included among the ODUflex among Fig. 1, and the data of each row are first line data described in the present embodiment.
Wherein, current OPU data comprise at least one ODUflex, and an ODUflex is to go the form transmission; Current OPU data comprise T first line data, that is to say corresponding described T first line data of all ODUflex that the OPU data comprise; Each ODUflex comprises at least one first line data, namely an ODUflex can comprise first line data, also can comprise a plurality of first line data, for example: the ODUflex of first among Fig. 1 comprises first line data, this first ODUflex is an ODUflex who is made up of data " 1 ", the 4th ODUflex comprises two first line data, and the 4th ODUflex is an ODUflex who is made up of data " 4 "; First line data that all ODUflex comprise add up to T; Current OPU data comprise the T row; Wherein T is the positive integer more than or equal to 2.
Because each ODUflex can take the data/address bus bit wide of one or more 8bi t in the OPU data, all each ODUflex can comprise one or more first line data in the OPU data.In the present embodiment, current OPU data comprise that the number of first line data is identical with the timeslot number of OPU, and namely the T in the present embodiment equates with the timeslot number of OPU.
In order to reduce the consumption of logic processing circuit, various embodiments of the present invention will be to the capable conversion to row of OPU data format, so the OPU data that are converted need comprise identical row and column at every turn, so that after the OPU data format changes, can also keep identical line number and columns.Thus, when current OPU data comprised T first line data, namely when current OPU data comprised that T is capable, these current OPU data comprised the T row.In common OPU data transmission procedure, the row of one in each periodic transfer OPU data.
Each first line data in the current OPU data that data processing equipment will be stored is exported successively, wherein data processing equipment is exported first line data in one-period, has realized thus converting each first line data to secondary series data and exporting in one-period; In T cycle, just can convert T first line data to T secondary series data and output.
After converting T first line data to T secondary series data, OPU data after changing have been constituted by T secondary series data.Fig. 3 is the structural representation of the OPU data after the conversion in the embodiment of the invention, as shown in Figure 3, each row among the figure are described each secondary series data, wherein, after first secondary series data are first first line data conversion, after T secondary series data are T first line data conversion.OPU data after the conversion comprise the capable and T row of T, and each columns certificate is that each secondary series data is included among the ODUflex.
T secondary series data in the OPU data after data processing equipment will be changed are exported successively, secondary series data of each cycle output; Logic processing circuit carries out logical process to corresponding secondary series data in each cycle, namely T secondary series data of data processing unit output are carried out logical process successively.Wherein be included among the same ODUf l ex owing to each secondary series data, so only need a logic processing circuit that current secondary series data are carried out logical process in each cycle.
Need to prove that logic processing circuit can carry out logical process to the ODUflex in the OPU data according to the ITU-T regulation in the agreement G.798 in the various embodiments of the present invention, in the embodiment of the invention this logical process process is repeated no more.
The embodiment of the invention, data processing equipment receives and stores current OPU data earlier, then each first line data in the current OPU data is converted to secondary series data and output, make logic processing circuit carry out logical process to the secondary series data, because the secondary series data are included among the same ODUflex, so only need a logic processing circuit to carry out logical process to the secondary series data.The technical scheme that provides of the embodiment of the invention makes the OPU data transmission procedure only need adopt a logic processing circuit that ODUflex is handled thus, has reduced the resource and the power consumption that consume when ODUflex handled.
Fig. 4 is the flow chart of data processing method embodiment two of the present invention, and as shown in Figure 4, this method comprises:
The process that data processing equipment received and stored current OPU data is specifically as follows:
Data processing equipment in the cycle, receives and stores current OPU data at each T; , do not repeat them here referring to the description among the method embodiment one about the description of current OPU data; Wherein, in each cycle, data processing equipment can receive and store the row in the current OPU data, and in T cycle, data processing equipment just can receive and store whole current OPU data, and these current OPU data comprise T first line data.Above-mentioned k1 is arbitrary natural number.
Data processing equipment is specifically as follows the process that each first line data converts secondary series data to:
Data processing equipment in the cycle, converts T first line data in the current OPU data that received in last one T the cycle and stored to T secondary series data at each T successively; Wherein, in each cycle, data processing equipment is read first line data from the T of these current OPU data first line data, and the one the first line data read of transmission, has just realized thus converting first line data to secondary series data.Need to prove that when a line data was transmitted, this line data had just converted the columns certificate in one-period.When first line data converted the secondary series data to, ODUflex was with the form transmission of row.
By the description in step 401 and the step 402 as can be known, at each T in the cycle, it is simultaneous receiving and store the step of current OPU data and the OPU data that received in last one T the cycle are gone the step of conversion of row; Need to prove when the OPU data have just begun to transmit, for example in the cycle, then to have only the step that receives and store current OPU data at first T.
Wherein, step 401 and step 402 can be come specific implementation by two memories of data processing equipment control, Fig. 5, is described this specific implementation process below in conjunction with Fig. 5 for a kind of schematic diagram that uses memory to carry out data transaction in the embodiment of the invention.
As shown in Figure 5, data processing equipment can control storage 1 and memory 2, and in the cycle, a memory is used for writing data at same T, and another memory is used for read data, two memory alternations.Comprise T shift register group in each memory, the capacity of each shift register group is the data volume of the OPU data of transmission in the one-period, and for example: when each time slot correspondence 8b it, the capacity of each shift register group is T*8bit; And a line data shown in each shift register group corresponding stored Fig. 1, just a columns certificate shown in corresponding stored Fig. 2.
In the process of step 401: in k1 T cycle, in the T group shift register group in the current OPU data parallel write memory 1 that data processing equipment will receive; What each cycle was parallel writes 8bit data (present embodiment describes with each periodic transfer T*8bit data instance) in every group of shift register group, be equivalent to each cycle to receive and store row in the current OPU data; In T cycle, data processing equipment writes the T*8bit data in every group of shift register group, is equivalent to receive and store in T cycle current OPU data; The line data that the data of storing in every group of shift register group are corresponding shown in Figure 1.Simultaneously, in this k1 T cycle, last one T the cycle received data processing equipment and the OPU data of storage are read from memory 2, and the process of specifically reading is referring to following process to sense data from memory 1.
In the process of step 402: in k1+1 T cycle (namely at any T in the cycle, first T is except the cycle), data processing equipment is read the data of k1 T cycle memory storage in memory 1; Each cycle is read the T*8bit data from one group of shift register group, being equivalent to each cycle reads first line data in these OPU data, when first line data is read out in one-period, just is equivalent to this first line data and has been converted into the secondary series data; In this k1+1 T cycle, sense data from T group shift register is equivalent to this T in the cycle successively, has converted individual first line data of T to T columns certificate; Wherein, the T*8bit data of reading from one group of shift register group are exported by selector each cycle.Simultaneously, in this k1+1 T cycle, in the T group shift register group in the current OPU data parallel write memory 2 that data processing equipment will receive, the process that specifically writes is referring to the above-mentioned process that writes data in the memory 1.
Need to prove that memory 1 and memory 2 can be arranged in the data processing equipment, also can be arranged at outside the data processing equipment.
Logic processing circuit is according to the regulation in the ITU--TG.798 agreement, T the secondary series data that the data processing unit transmits are successively carried out logical process, be that logic processing circuit carries out logical process to corresponding secondary series data in each cycle in T cycle, concrete processing procedure repeats no more.Wherein because among the same ODUflex that comprises of each secondary series data, so each cycle can only use a logic processing circuit that the secondary series data are carried out logical process.
After logic processing circuit carries out logical process to the secondary series data, the OPU data after data processing equipment reception and the stores processor.OPU data after this processing comprise that at least one is with the 2nd ODUflex of row form transmission, OPU data after the processing comprise T the 3rd columns certificate, each the 2nd ODUflex comprises at least one the 3rd columns certificate, the 3rd columns certificate that all the 2nd ODUflex comprise add up to T; OPU data after the processing comprise that T is capable.The form of the OPU data after wherein, this is handled is identical with data format shown in Figure 3.The 3rd columns certificate in the OPU data after the processing is secondary series data obtaining after the processing of process logic processing circuit in step 403.
Concrete, data processing equipment receive and stores processor after the OPU data process can for:
Data processing equipment is in k2 T cycle, and the 3rd a columns certificate in the OPU data after each cycle reception and the stores processor is to receive in k2 T cycle and T the 3rd columns certificate of storage; That is to say that in the cycle, the 3rd a columns certificate in the OPU data after each cycle reception and the stores processor receives and store T the 3rd columns certificate at this T to data processing equipment successively in the cycle, the OPU data after namely handling at each T.Above-mentioned k2 is arbitrary natural number.
Concrete, data processing equipment with each the 3rd columns according to the process that converts fourth line data to can for:
Data processing equipment is read delegation the T that each cycle receives the 3rd columns certificate in k2 T cycle in k2+1 T cycle; That is to say that data processing equipment in the cycle, is read delegation the OPU data of each cycle after this processing at each T, and transmit this delegation of reading, just realized thus the 3rd columns according to converting fourth line data to.Need to prove that when a line data was transmitted, this line data had just converted the columns certificate in one-period.
By the description in step 404 and the step 405 as can be known, at each T in the cycle, receive and stores processor after the OPU data step and be simultaneous with the step that the OPU data that received in last one T the cycle are carried out the conversion of column to row; Need to prove, when the OPU data have just begun to transmit, for example at first T in the cycle, then have only receive and stores processor after the step of OPU data.
Wherein, step 404 and step 405 can be come specific implementation by two memories of data processing equipment control, Fig. 6, is described this specific implementation process below in conjunction with Fig. 6 for the another kind of schematic diagram that uses memory to carry out data transaction in the embodiment of the invention.
As shown in Figure 6, data processing equipment can control storage 3 and memory 4, and in the cycle, a memory is used for writing data at same T, and another memory is used for read data, two memory alternations.Comprise T shift register group in each memory, the capacity of each shift register group is the data volume of the OPU data of transmission in the one-period, and for example: when each time slot correspondence 8bit, the capacity of each shift register group is T*8bit; And the 3rd columns certificate of each shift register group corresponding stored, just fourth line data of corresponding stored.
In the process of step 404: in k2 T cycle, the OPU data after the processing that data processing equipment will receive are successively in the group of the T in the write memory 3 shift register group; Each cycle writes T*8bit data (present embodiment describes with each periodic transfer T*8bit data instance) in every group of shift register group, be equivalent to each to receive and store the 3rd a columns certificate in the current OPU data in cycle; In T cycle, data processing equipment writes the T*8bit data successively in every group of shift register group, be equivalent to receive in T cycle and stores processor after the OPU data; The 3rd columns certificate of storage in every group of shift register group.Simultaneously, in this k2 T cycle, data processing equipment last one T the cycle received and stores processor after the OPU data from memory 3, read, the process of specifically reading is referring to following process to sense data from memory 4.
In the process of step 405: in k2+1 T cycle (namely at any T in the cycle, first T is except the cycle), data processing equipment is read the data of k2 T cycle memory storage in memory 4; Each cycle is parallel reads the 8bit data from every group of shift register group, be equivalent to the delegation in the OPU data after each cycle is read this processings, and transmit this delegation of reading.Need to prove, when the OPU data after handling are read each row successively, just be equivalent to convert the 3rd columns certificate to the fourth line data, make ODUflex transmit with the form of row again.In this k2+1 T cycle, parallel from T group shift register sense data, be equivalent to this T in the cycle, converted T the 3rd columns certificate to T fourth line data; Wherein, the T*8b it data of reading from one group of shift register group are exported by selector each cycle.Simultaneously, in this k2+1 T cycle, the OPU data after the processing that data processing equipment will receive are successively in the T group shift register group in the write memory 4, and the process that specifically writes is referring to the above-mentioned process that writes data in the memory 3.Memory 3 and memory 4 can be arranged in the data processing equipment, also can be arranged at outside the data processing equipment.
Need to prove that step 404 and step 405 are after the ODUflex after logic processing circuit is to conversion carries out logical process, the ODUflex after the conversion is carried out inverse conversion again handle, make ODUflex reply the transmission of normal row form.
The embodiment of the invention, data processing equipment receives and stores current OPU data earlier, then each first line data in the current OPU data is converted to secondary series data and output, make logic processing circuit carry out logical process to the secondary series data, because the secondary series data are included among the same ODUflex, so only need a logic processing circuit to carry out logical process to the secondary series data.And present embodiment also provides and has used the memory ping-pong operation to realize the concrete scheme of data transaction.The technical scheme that provides of the embodiment of the invention makes the OPU data transmission procedure only need adopt a logic processing circuit that ODUflex is handled thus, has reduced the resource and the power consumption that consume when ODUflex handled.
One of ordinary skill in the art will appreciate that: all or part of step that realizes said method embodiment can be finished by the relevant hardware of program command, aforesaid program can be stored in the computer read/write memory medium, this program is carried out the step that comprises said method embodiment when carrying out; And aforesaid storage medium comprises: various media that can be program code stored such as ROM, RAM, magnetic disc or CD.
Fig. 7 is the schematic diagram of data processing equipment embodiment one of the present invention, and as shown in Figure 7, this device comprises: first processing module 71 and second processing module 73.
The data processing equipment that present embodiment provides is used for realizing method embodiment shown in Figure 2 that the workflow of each module and operation principle do not repeat them here referring to above-mentioned method embodiment shown in Figure 2 in the present embodiment.
The embodiment of the invention, first processing module receives and stores current OPU data earlier, second processing module converts each first line data in the current OPU data to secondary series data and output then, make logic processing circuit carry out logical process to the secondary series data, because the secondary series data are included among the same ODUflex, so only need a logic processing circuit to carry out logical process to the secondary series data.The technical scheme that provides of the embodiment of the invention makes the OPU data transmission procedure only need adopt a logic processing circuit that ODUflex is handled thus, has reduced the resource and the power consumption that consume when ODUflex handled.
Fig. 8 is the schematic diagram of data processing equipment embodiment two of the present invention, and on the basis of device embodiment one, as shown in Figure 8, this data processing equipment further can also comprise: the 3rd processing module 75 and the is managed module 77 everywhere.
The 3rd processing module 75 is used for receiving after logic processing circuit carries out logical process in each cycle to corresponding secondary series data and the OPU data of storage after logic processing circuit is handled; OPU data after the processing comprise that at least one is with the 2nd ODUflex of row form transmission, OPU data after the processing comprise T the 3rd columns certificate, each the 2nd ODUflex comprises at least one the 3rd columns certificate, the 3rd columns certificate that all the 2nd ODUflex comprise add up to T; OPU data after the processing comprise that T is capable;
The manages each the 3rd columns that module 77 is used for the 3rd processing module 75 is received everywhere according to converting fourth line data to, so that the 2nd ODUflex is to go the form transmission.
Further, first processing module 71 specifically is used for: in k1 T cycle, each cycle receives and stores the row in the current OPU data, to receive in k1 T cycle and T first line data of storage.
Wherein, the operation principle of first processing module and second processing module and workflow can be referring to the specific descriptions among the method embodiment shown in Figure 4; And the function of first processing module and second processing module can be come specific implementation by controlling two memories, sees the description among Fig. 5 for details, does not repeat them here.
Further, the 3rd processing module specifically is used for: in k2 T cycle, the 3rd a columns certificate in the OPU data after each cycle reception and the stores processor is to receive in k2 T cycle and T the 3rd columns certificate of storage.
The manages module everywhere specifically is used for: in k2+1 T cycle, the T that each cycle received in k2 T cycle the 3rd columns according to read delegation, to realize the 3rd columns according to converting the fourth line data to.
Wherein, the 3rd processing module and operation principle and the workflow of managing module everywhere can be referring to the specific descriptions among the method embodiment shown in Figure 4; And the 3rd processing module and function of managing module everywhere can be come specific implementation by controlling two memories, see the description among Fig. 6 for details, do not repeat them here.
The embodiment of the invention except having advantage embodiment illustrated in fig. 7, also provides and has used the memory ping-pong operation to realize the concrete scheme of data transaction.The technical scheme that the embodiment of the invention provides makes the OPU data transmission procedure only need adopt a logic processing circuit that ODUflex is handled, and has reduced the resource and the power consumption that consume when ODUflex handled.
It should be noted that at last: above embodiment only in order to technical scheme of the present invention to be described, is not intended to limit; Although with reference to previous embodiment the present invention is had been described in detail, those of ordinary skill in the art is to be understood that: it still can be made amendment to the technical scheme that aforementioned each embodiment puts down in writing, and perhaps part technical characterictic wherein is equal to replacement; And these modifications or replacement do not make the essence of appropriate technical solution break away from the spirit and scope of various embodiments of the present invention technical scheme.
Claims (12)
1. a data processing method is characterized in that, comprising:
Receive and store current OPU data; Described current OPU data comprise the first Optical Channel Data Unit-k ODUflex that at least one transmits with the form of going, described current OPU data comprise T first line data, each described ODUflex comprises at least one described first line data, described first line data that all described ODUflex comprise add up to T; Described current OPU data comprise the T row; Wherein T is the positive integer more than or equal to 2;
Convert each described first line data to secondary series data and output, so that logic processing circuit carries out logical process to corresponding described secondary series data in each cycle.
2. data processing method according to claim 1 is characterized in that, described reception is also stored current OPU data and comprised:
In k1 T cycle, each cycle receives and stores the row in the described current OPU data, and to receive and to store described T first line data in described k1 T the cycle, described k1 is arbitrary natural number.
3. data processing method according to claim 2 is characterized in that, describedly converts each described first line data to secondary series data and comprises:
In k1+1 T cycle, read described first line data the described T that each cycle receives first line data in described k1 T the cycle, convert described first line data to described secondary series data to realize each cycle.
4. according to the arbitrary described data processing method of claim 1-3, it is characterized in that described logic processing circuit carries out also comprising after the logical process to corresponding described secondary series data in each cycle:
Receive and the OPU data of storage after described logic processing circuit is handled; OPU data after the described processing comprise that at least one is with the 2nd ODUflex of row form transmission, OPU data after the described processing comprise T the 3rd columns certificate, each described the 2nd ODUflex comprises at least one described the 3rd columns certificate, described the 3rd columns certificate that all described the 2nd ODUflex comprise add up to T; OPU data after the described processing comprise that T is capable;
Convert each described the 3rd columns certificate to fourth line data, so that described the 2nd ODUflex is to go the form transmission.
5. data processing method according to claim 4 is characterized in that, described reception and the OPU data of storage after described logic processing circuit is handled comprise:
In k2 T cycle, each receives and stores described the 3rd a columns certificate in the OPU data after the described processing in cycle, and with reception in k2 T cycle and store individual the 3rd columns certificate of described T, described k2 is arbitrary natural number.
6. data processing method according to claim 5 is characterized in that, described each described the 3rd columns is comprised according to converting fourth line data to:
In k2+1 T cycle, read delegation the described T that each cycle receives the 3rd columns certificate in described k2 T the cycle, to realize described the 3rd columns according to converting described fourth line data to.
7. a data processing equipment is characterized in that, comprising:
First processing module is used for receiving and storing current OPU data; Described current OPU data comprise the ODUflex that at least one transmits with the form of going, described current OPU data comprise T first line data, each described ODUflex comprises at least one described first line data, described first line data that all described ODUflex comprise add up to T; Described current OPU data comprise the T row; Wherein T is the positive integer more than or equal to 2;
Second processing module is used for converting each described first line data to secondary series data and output, so that logic processing circuit carries out logical process to corresponding described secondary series data in each cycle.
8. data processing equipment according to claim 7, it is characterized in that, described first processing module specifically is used for: in k1 T cycle, each cycle receives and stores the row in the described current OPU data, to receive and to store described T first line data in described k1 T the cycle, described k1 is arbitrary natural number.
9. data processing equipment according to claim 8, it is characterized in that, described second processing module specifically is used for: in k1+1 T cycle, read described first line data the described T that each cycle receives first line data in described k1 T the cycle, convert described first line data to described secondary series data to realize each cycle.
10. according to the arbitrary described data processing equipment of claim 7-9, it is characterized in that, also comprise:
The 3rd processing module is used for receiving after described logic processing circuit carries out logical process in each cycle to corresponding described secondary series data and the OPU data of storage after described logic processing circuit is handled; OPU data after the described processing comprise that at least one is with the 2nd ODUflex of row form transmission, OPU data after the described processing comprise T the 3rd columns certificate, each described the 2nd ODUflex comprises at least one described the 3rd columns certificate, described the 3rd columns certificate that all described the 2nd ODUflex comprise add up to T; OPU data after the described processing comprise that T is capable;
The manages module everywhere, is used for each described the 3rd columns according to converting fourth line data to, so that described the 2nd ODUflex is to go the form transmission.
11. data processing equipment according to claim 10, it is characterized in that, described the 3rd processing module specifically is used for: in k2 T cycle, each receives and stores described the 3rd a columns certificate in the OPU data after the described processing in cycle, to receive and to store described T the 3rd columns certificate in k2 T cycle, described k2 is arbitrary natural number.
12. data processing equipment according to claim 11, it is characterized in that, described manages module everywhere specifically is used for: in k2+1 T cycle, read delegation the described T that each cycle receives the 3rd columns certificate in described k2 T the cycle, to realize described the 3rd columns according to converting described fourth line data to.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010512014 CN102014316B (en) | 2010-10-12 | 2010-10-12 | Method and device for processing data |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010512014 CN102014316B (en) | 2010-10-12 | 2010-10-12 | Method and device for processing data |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102014316A CN102014316A (en) | 2011-04-13 |
| CN102014316B true CN102014316B (en) | 2013-09-11 |
Family
ID=43844298
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201010512014 Expired - Fee Related CN102014316B (en) | 2010-10-12 | 2010-10-12 | Method and device for processing data |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102014316B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105630825B (en) * | 2014-11-04 | 2021-04-06 | 中兴通讯股份有限公司 | Data conversion method and device |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101471790A (en) * | 2007-12-28 | 2009-07-01 | 瑞昱半导体股份有限公司 | Network communication device and relevant communication method |
| CN101630959A (en) * | 2008-07-16 | 2010-01-20 | 华晶科技股份有限公司 | Serial/parallel data conversion device and method |
| EP2148476A1 (en) * | 2007-04-17 | 2010-01-27 | Huawei Technologies Co., Ltd. | A method for transporting the client signal in the optical transport network and an equipment thereof |
-
2010
- 2010-10-12 CN CN 201010512014 patent/CN102014316B/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2148476A1 (en) * | 2007-04-17 | 2010-01-27 | Huawei Technologies Co., Ltd. | A method for transporting the client signal in the optical transport network and an equipment thereof |
| CN101471790A (en) * | 2007-12-28 | 2009-07-01 | 瑞昱半导体股份有限公司 | Network communication device and relevant communication method |
| CN101630959A (en) * | 2008-07-16 | 2010-01-20 | 华晶科技股份有限公司 | Serial/parallel data conversion device and method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102014316A (en) | 2011-04-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102063274B (en) | Storage array, storage system and data access method | |
| CN101853237A (en) | On-chip system and AXI bus transmission method | |
| CN109558344A (en) | A kind of DMA transfer method and dma controller suitable for network transmission | |
| CN103279309A (en) | DDR control device and method based on FPGA | |
| CN103179066A (en) | Multi-system phase shifting keying (MPSK) modulation method, MPSK modulation device and function signal generator | |
| CN103778120B (en) | Global profile mark generating method, generating means and corresponding distributed file system | |
| CN101093474A (en) | Method for implementing matrix transpose by using vector processor, and processing system | |
| CN106101712A (en) | A kind of processing method and processing device of video stream data | |
| CN102014316B (en) | Method and device for processing data | |
| CN103377686B (en) | Nand Flash storer and realize the method for the continuous read operation of Nand Flash storer | |
| CN103309981B (en) | A kind of have high the adc data tissue system and the method thereof that store efficiency | |
| CN108337582B (en) | Time division multiplexing switching system based on field programmable gate array | |
| CN103179079A (en) | Method and device for generating quadrature amplitude modulation signals and digital signal generator | |
| CN104409098A (en) | Chip internal table item with double capacity and implementation method thereof | |
| CN105446666A (en) | Full digital sequence storage method and system based on mobile terminal | |
| CN109213745A (en) | A kind of distributed document storage method, device, processor and storage medium | |
| JP2005084907A (en) | Memory band control unit | |
| CN102257834A (en) | Bit width conversion method from time division to space division of otn optical transport network backplane and backplane | |
| CN102118304B (en) | Cell switching method and cell switching device | |
| CN101789840B (en) | Pan-T crossing device and pan-T crossing method | |
| CN102354304A (en) | Data transmission method, data transmission device and SOC (system on chip) | |
| CN103561359A (en) | Multiple connection method and device for optical channel data unit | |
| CN102567285A (en) | Document loading method and device | |
| CN102576301B (en) | Interfacing circuit comprising a FIFO storage | |
| CN203950033U (en) | The equipment of high-speed record radar return data |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130911 Termination date: 20181012 |