CN102006076A - Analog-digital conversion circuit - Google Patents
Analog-digital conversion circuit Download PDFInfo
- Publication number
- CN102006076A CN102006076A CN2010106039859A CN201010603985A CN102006076A CN 102006076 A CN102006076 A CN 102006076A CN 2010106039859 A CN2010106039859 A CN 2010106039859A CN 201010603985 A CN201010603985 A CN 201010603985A CN 102006076 A CN102006076 A CN 102006076A
- Authority
- CN
- China
- Prior art keywords
- signal
- circuit
- multiplication
- input
- analog
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000006243 chemical reaction Methods 0.000 title claims abstract description 33
- 238000007493 shaping process Methods 0.000 claims abstract description 21
- 101150118300 cos gene Proteins 0.000 claims description 21
- 101100234408 Danio rerio kif7 gene Proteins 0.000 claims description 20
- 101100221620 Drosophila melanogaster cos gene Proteins 0.000 claims description 20
- 101100398237 Xenopus tropicalis kif11 gene Proteins 0.000 claims description 20
- 238000000034 method Methods 0.000 claims description 9
- 230000008569 process Effects 0.000 claims description 6
- 230000008676 import Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000013507 mapping Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
Images
Landscapes
- Analogue/Digital Conversion (AREA)
- Complex Calculations (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
The invention discloses an analog-digital conversion circuit. Input analog signals are converted into digital signals representing the size through a cosine function circuit. The input signals are linearly mapped to a certain angle theta in a range from 0 to pi, and are converted into a cosine function value of the angle through the cosine function circuit; and cos2n theta is realized through a circuit, wherein n=1,2, ..., N-1, and N is the highest digit of analog-digital conversion; each multiple-angle cosine value is realized by an analog multiplier and an adder circuit according to a formula of cos2n theta=(cos2n-1 theta)2-1; cosine function signals are shaped into digital values through a shaping circuit with the threshold value of 0; and finally, the digital values are coded according to the periodicity of the cosine function to obtain analog-digital conversion results of the input signals.
Description
Technical field
The present invention relates to a kind of analog to digital conversion circuit, be specifically related to a kind of analog to digital conversion circuit that utilizes trigonometric function periodically to carry out conversion.
Background technology
Analog to digital conversion circuit is a digital signal with analog signal conversion, is the real world of simulation and the bridge in the intelligent world of numeral, is the basis of systems such as communication, control automatically, electronic measurements.Existing integral form, successive approximation, parallel relatively type/serial parallel type, ∑-Δ modulation type, electric capacity array compare methods such as type and voltage to frequency conversion type one by one.Wherein, conversion speeds such as integral form, ∑-Δ modulation type, voltage to frequency conversion type are slow; Successive approximation (relatively type) conversion speed is fast, but depends on the digital circuit clock, and the very fast parallel relatively type of conversion speed needs 2
NIndividual (N is an AD conversion figure place) element circuit.
Summary of the invention
Goal of the invention: technical problem to be solved by this invention is at the deficiencies in the prior art, and a kind of analog to digital conversion circuit is provided, and this circuit utilizes the periodicity of cosine function to realize analog-to-digital conversion, improves conversion speed.
In order to solve the problems of the technologies described above, the invention discloses a kind of analog to digital conversion circuit, comprise amplifier, first add circuit, cosine function circuit, a N-1 multiplication subtractive combination circuit, a N shaping circuit, N is a natural number;
Be mapped to [1V behind input signal v process amplifying circuit and the add circuit, 1V] the interior signal x of scope, import described cosine function output signal cos θ afterwards, θ is [0, π] in the scope, linear with x, N-1 multiplication subtractive combination circuit carries out forming one group of cos2 after multiplication process and the addition process to signal cos θ
nThe θ signal, n=1 wherein, 2 ..., N-1, each signal cos2
nθ input threshold value is the shaping circuit of the correspondence of 0V, relatively forms digital signal b after the shaping
n, another road output signal cos θ input threshold value is the shaping circuit of 0V, relatively forms digital signal b after the shaping
0Thereby, form set of number signal b
i, i=0 wherein, 1,2 ..., N-1.
Among the present invention, the input signal v of one road input signal of described first add circuit for amplifying through amplifier, another road input signal is Δ v.
Among the present invention, described cosine function breadboardin multiplier 1, analog multiplier 2, analog multiplier 3 and second add circuit;
Wherein input signal x is input to two inputs of analog multiplier 1, is output as signal x
2, the input signal of analog multiplier 2 is input signal x and signal x
2, be output as signal x
3, the input signal of analog multiplier 3 is the output signal x of analog multiplier 1
2Output signal x with analog multiplier 2
3, be output as signal x
5, signal x, signal x
3And signal x
5Be input to the cosine function signal cos θ that produces input signal in the add circuit;
Described input signal x is the output signal of first add circuit.
Among the present invention, described N-1 multiplication subtractive combination circuit comprises multiplication subtractive combination circuit 1, multiplication subtractive combination circuit 2 ... multiplication subtractive combination circuit n;
Each multiplication subtractive combination circuit comprises a multiplier and a subtracter, and the two-way input signal is imported subtracter through behind the multiplier, and another road of subtracter is input as signal 1V, is output as described cos2
nThe θ signal, n=1 wherein, 2 ..., N-1;
The input signal of described multiplication subtractive combination circuit 1 is two-way cosine function signal cos θ;
The two-way input signal of multiplication subtractive combination circuit 2 is the output signal of multiplication subtractive combination circuit 1;
The two-way input signal of multiplication subtractive combination circuit n is the output signal of multiplication subtractive combination circuit n-1;
Multiplication subtractive combination circuit 1 correspondence outputs to shaping circuit 2, and multiplication subtractive combination circuit 2 correspondences output to shaping circuit 3... multiplication subtractive combination circuit n correspondence and output to shaping circuit n+1.
Among the present invention, comprise a coding circuit, the signal b of N shaping circuit output
0～signal b
N-1Be input to encoder, according to signal b
0～b
N-1With input signal size corresponding relation, transform to coding circuit output signal D
0～signal D
N-1
Beneficial effect: circuit of the present invention at first produces the θ with the corresponding cosine transform cos of input signal, utilizes analog multiplier and add circuit to realize cos2 according to the cosine function formula again
nθ (n=1 wherein, 2 ..., N-1, N are analog-to-digital highest order number), to the cos2 of each n
nθ signal passing threshold is that 0 comparator is shaped as digital signal, produces the analog-to-digital conversion result of input signal at last according to the periodicity coding of cosine function.Except the sampling hold circuit that the input signal front end can be provided with as required, analog to digital conversion circuit of the present invention does not need dagital clock signal, reduced digital signal to analog-to-digital interference, improve conversion speed, needed element circuit number equals AD conversion figure place, is easy to integrated circuit and realizes.
Description of drawings
Below in conjunction with the drawings and specific embodiments the present invention is done further to specify, above-mentioned and/or otherwise advantage of the present invention will become apparent.
Fig. 1 a time is the cosine function circuit diagram that 5 multinomial combinational circuit is realized for the present invention with the highest power.
The analog to digital converter schematic diagram that Fig. 1 b utilizes the trigonometric function circuit to realize for the present invention.
Fig. 2 a is for being the mapping relations figure of input voltage signal v and angle θ in the example explanation circuit working principle of the present invention with 4.
Fig. 2 b～Fig. 2 i is the cos2 under the different input voltage signal v among the present invention
iθ and b
i
Embodiment
The present invention is mapped to angle in 0～π scope with the input signal in the certain limit linearly, obtains the cosine transform output signal of corresponding angle again, and this complete conversion can be used the polynomial expansion match.If the scope of input signal v is [v
1, v
2], it is mapped as being transformed to of angle:
The cosine transform of this angle fits to polynomial expansion:
Wherein, N is the highest power of multinomial, and its big more then fitting precision is high more, but corresponding circuit is complicated more.a
CkCoefficient for the k time power in the cosine polynomial fitting.
In circuit, the utilization analog multiplier can be realized the quadratic power of signal, and repeatedly the application simulation multiplier then can be realized the high power of signal.To each time of signal power of such generation, use add circuit that they are carried out linear combination, multinomial that can perfect (2), the cosine transform that promptly produces input signal is shown in Fig. 1 (a).
Twice angle cosine formula is:
cos2θ＝(cosθ)
2-1 (3)
Recycle formula (3) and can obtain cos2
nθ.Equally, the realization of formula (3) only needs analog multiplier and add circuit, shown in Fig. 1 b.
The cycle of cosine function cos θ is 2 π, cos2
nThe cycle of θ is 2 pi/2s
nThe zero crossing of cos θ is θ=pi/2, cos2
nThe zero crossing of θ is θ
i=(2j+1) pi/2
N+1(j=0 wherein, 1,2 ..., 2
n-1).
To above-mentioned each cos2
iθ signal (wherein, i=0,1,2, ..., N-1, N are analog-to-digital highest order number) to use threshold value be that 0 comparator is shaped as digital signal, again according to the periodicity of cosine function, as shown in Figure 2, encode, just can obtain the analog-to-digital conversion result of input signal, shown in Fig. 1 b.
For the input signal of voltage x in [1V, 1V] scope, formula (2) can be write as:
y＝cosθ＝w
1x+w
3x
3+w
5x
5 (4)
Wherein, w
1, w
3, w
5Be weight coefficient, w
1=-1.5704, w
3=0.6428, w
5=-0.0724.Here be example explanation the present invention only with the situation of the highest power times 5.Improve the circuit precision if desired, can get the inferior polynomial fitting of higher power.
The realization circuit of formula (4) as shown in Figure 1a.Wherein input signal x is input to two inputs of analog multiplier 1, output x
2Signal; The input signal of analog multiplier 2 is the output signal x of x and analog multiplier 1
2, output x
3Signal; The input signal of analog multiplier 3 is the output signal x of analog multiplier 1
2Output signal x with analog multiplier 2
3, output x
5Signal.Signal x, x
3And x
5Be input to the cosine function signal cos θ that produces input signal in the add circuit according to formula (4).
Fig. 1 b is the analog to digital conversion circuit that utilizes the cosine function circuit realization of Fig. 1 a.Input signal v satisfies the requirement of formula (4) to input signal through in amplifier A and add circuit mapping [1V, 1V] scope, and (Δ is v) with any range [v for amplifying circuit and first via add circuit
1, v
2] input signal v transform to the x of [1V, 1V] scope linearly, the multiplication factor of amplifying circuit and Δ v are according to v
1And v
2Value is determined, the θ in the x correspondence [0, π] in [1V, 1V] scope.。The cosine circuit adopts the scheme of Fig. 1 a, output signal cos θ.According to formula (3), use analog multiplier and add circuit to produce each cos2 repeatedly then
nθ (n=1,2 ..., N-1).Signal cos θ is input to two inputs of the 1st analog multiplier, produces signal cos
2θ, it is input to the 1st subtraction circuit, deducts 1 back and produces output signal cos2 θ.Signal cos2 θ is input to two inputs of the 2nd analog multiplier, produces signal cos
22 θ, it is input to the 2nd subtraction circuit, deducts 1 back and produces output signal cos4 θ.And the like, produce each cos2
nThe θ signal (n=1,2 ..., N-1).Each signal cos2
iθ (i=0,1 ..., N-1) the input threshold value is the shaping circuit of 0V, is shaped to digital signal b
i(i=0,1,2 ..., N-1) output, as shown in Figure 2.Digital signal b
i(i=0,1,2 ..., N-1) be input to coding circuit again, it according to the periodicity of cosine signal among Fig. 2 to all b
iEncode, produce the output digital signal D of reflected input signal size at last
0～D
N-1
Digital signal b
i(i=0,1,2 ..., N-1) size that can reflected input signal itself is handled if CPU is given in the output of this A/D convertor circuit, can omit coding circuit, by CPU according to signal b
i(i=0,1,2 ..., the N-1) size information of acquisition input signal.
Fig. 2 a represents that the scope of cosine function circuit input x is [1V, 1V], the angle θ in the cosine function in representative [0, π] scope.
With N=4 is example.Fig. 2 b, 2d, 2f, 2h are the relation of cos θ in the circuit, cos2 θ, cos4 θ and cos8 θ signal magnitude and θ.To cos θ, cos2 θ, cos4 θ and cos8 θ signal threshold values is that 0 comparator carries out shaping, becomes digital signal b respectively
0, b
1, b
2And b
3, obtain corresponding Fig. 2 c, 2e, 2g, 2i, expression cosine function circuit input signal x and b
0, b
1, b
2And b
3Corresponding relation see Table 1:
Table 1:
| The x size | b 0 | b 1 | b 2 | b 3 |
| [-1V，-0.875V) | 1 | 1 | 1 | 1 |
| [-0.875V，-0.75V) | 1 | 1 | 1 | 0 |
| [-0.75V，-0.625V) | 1 | 1 | 0 | 0 |
| [-0.625V，-0.5V) | 1 | 1 | 0 | 1 |
| [-0.5V，-0.375V) | 1 | 0 | 0 | 1 |
| [-0.375V，-0.25V) | 1 | 0 | 0 | 0 |
| [-0.25V，-0.125V) | 1 | 0 | 1 | 0 |
| [-0.125V，0V) | 1 | 0 | 1 | 1 |
| [0V，0.125V) | 0 | 0 | 1 | 1 |
| [0.125V，0.25V) | 0 | 0 | 1 | 0 |
| [0.25V，0.375V) | 0 | 0 | 0 | 0 |
| [0.375V，0.5V) | 0 | 0 | 0 | 1 |
| [0.5V，0.625V) | 0 | 1 | 0 | 1 |
| [0.625V，0.75V) | 0 | 1 | 0 | 0 |
| [0.75V，0.875V) | 0 | 1 | 1 | 0 |
| [0.875V，1V) | 0 | 1 | 1 | 1 |
The invention provides a kind of thinking and method of analog to digital conversion circuit; the method and the approach of this technical scheme of specific implementation are a lot; the above only is a preferred implementation of the present invention; should be understood that; for those skilled in the art; under the prerequisite that does not break away from the principle of the invention, can also make some improvements and modifications, these improvements and modifications also should be considered as protection scope of the present invention.The all available prior art of each part not clear and definite in the present embodiment is realized.
Claims (5)
1. an analog to digital conversion circuit is characterized in that, comprises amplifier, first add circuit, cosine function circuit, a N-1 multiplication subtractive combination circuit, a N shaping circuit, and N is a natural number;
Be mapped to [1V behind input signal v process amplifying circuit and the add circuit, 1V] the interior signal x of scope, import described cosine function output signal cos θ afterwards, θ is [0, π] in the scope, linear with x, N-1 multiplication subtractive combination circuit carries out forming one group of cos2 after multiplication process and the addition process to signal cos θ
nThe θ signal, n=1 wherein, 2 ..., N-1, each signal cos2
nθ input threshold value is the shaping circuit of the correspondence of 0V, relatively forms digital signal b after the shaping
n, another road output signal cos θ input threshold value is the shaping circuit of 0V, relatively forms digital signal b after the shaping
0Thereby, form set of number signal b
i, i=0 wherein, 1,2 ..., N-1.
2. a kind of analog to digital conversion circuit according to claim 1 is characterized in that, the input signal v of one road input signal of described first add circuit for amplifying through amplifier, and another road input signal is Δ v.
3. a kind of analog to digital conversion circuit according to claim 1 is characterized in that, described cosine function breadboardin multiplier 1, analog multiplier 2, analog multiplier 3 and second add circuit;
Wherein input signal x is input to two inputs of analog multiplier 1, is output as signal x
2, the input signal of analog multiplier 2 is input signal x and signal x
2, be output as signal x
3, the input signal of analog multiplier 3 is the output signal x of analog multiplier 1
2Output signal x with analog multiplier 2
3, be output as signal x
5, signal x, signal x
3And signal x
5Be input to the cosine function signal cos θ that produces input signal in the add circuit;
Described input signal x is the output signal of first add circuit.
4. a kind of analog to digital conversion circuit according to claim 1 is characterized in that, described N-1 multiplication subtractive combination circuit comprises multiplication subtractive combination circuit 1, multiplication subtractive combination circuit 2 ... multiplication subtractive combination circuit n;
Each multiplication subtractive combination circuit comprises a multiplier and a subtracter, and the two-way input signal is imported subtracter through behind the multiplier, and another road of subtracter is input as signal 1V, is output as described cos2
nThe θ signal, n=1 wherein, 2 ..., N-1;
The input signal of described multiplication subtractive combination circuit 1 is two-way cosine function signal cos θ;
The two-way input signal of multiplication subtractive combination circuit 2 is the output signal of multiplication subtractive combination circuit 1;
The two-way input signal of multiplication subtractive combination circuit n is the output signal of multiplication subtractive combination circuit n-1;
Multiplication subtractive combination circuit 1 correspondence outputs to shaping circuit 2, and multiplication subtractive combination circuit 2 correspondences output to shaping circuit 3... multiplication subtractive combination circuit n correspondence and output to shaping circuit n+1.
5. a kind of analog to digital conversion circuit according to claim 1 is characterized in that, comprises a coding circuit, the signal b of N shaping circuit output
0～signal b
N-1Be input to encoder, according to signal b
0～b
N-1With input signal size corresponding relation, transform to coding circuit output signal D
0～signal D
N-1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010106039859A CN102006076A (en) | 2010-12-24 | 2010-12-24 | Analog-digital conversion circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010106039859A CN102006076A (en) | 2010-12-24 | 2010-12-24 | Analog-digital conversion circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102006076A true CN102006076A (en) | 2011-04-06 |
Family
ID=43813193
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010106039859A Pending CN102006076A (en) | 2010-12-24 | 2010-12-24 | Analog-digital conversion circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102006076A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102868404A (en) * | 2012-09-14 | 2013-01-09 | 北京交通大学 | Analog-to-digital (AD) conversion method based on cosine algorithm and Gray code |
| CN105764010A (en) * | 2016-05-05 | 2016-07-13 | 天津市计量监督检测科学研究院 | Real-time overtone editing circuit |
-
2010
- 2010-12-24 CN CN2010106039859A patent/CN102006076A/en active Pending
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102868404A (en) * | 2012-09-14 | 2013-01-09 | 北京交通大学 | Analog-to-digital (AD) conversion method based on cosine algorithm and Gray code |
| CN105764010A (en) * | 2016-05-05 | 2016-07-13 | 天津市计量监督检测科学研究院 | Real-time overtone editing circuit |
| CN105764010B (en) * | 2016-05-05 | 2019-05-24 | 天津市计量监督检测科学研究院 | A kind of real-time overtone editor circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101825660A (en) | High-efficiency measurement method for sinusoidal signal frequency in undersampling and implementation device | |
| CN102253358A (en) | Method for correcting electric energy meter by using correction system, and correction system | |
| CN104796051A (en) | Rotating transformer conversion method and converter based on FPGA (field programmable gate array) | |
| CN103888140A (en) | Analog-to-digital conversion error self-correction device and method | |
| CN102230959A (en) | Method and system for calibrating electric energy meter and electric energy meter | |
| CN101109973A (en) | Waveform generator based on direct numerical frequency synthesizer | |
| CN103150137A (en) | Implementation method of single-precision floating point trigonometric function covering full circumferential angle | |
| CN103604373A (en) | Raster Moire striped wavelet fine dividing method and raster displacement measuring apparatus | |
| CN102538832A (en) | Digital-shaft angle signal converting method | |
| CN102006076A (en) | Analog-digital conversion circuit | |
| CN103795411A (en) | SFDR testing method based on five-maximum-sidelobe-damping-window three-spectral-line interpolation | |
| CN101820286A (en) | Real-time signal reconstruction method for time-interleaved acquisition system | |
| CN202094908U (en) | Three-dimensional digital chaotic signal generator based on DSP | |
| CN106788435B (en) | Quantify sampling noise-reduction method | |
| CN106155177B (en) | The method for realizing SPWM waveforms based on digital processing unit | |
| CN103716055A (en) | Pre-modulation integral multichannel parallel analog information conversion circuit | |
| CN205029648U (en) | Digital -analog converter circuit | |
| CN109325295B (en) | Dynamic charge modeling method based on small time scale empirical mode decomposition | |
| CN103954924B (en) | The measurement mechanism of electrical measuring instrument error in dipping and measuring method during frequency jitter | |
| CN105180973A (en) | Single-chip digital-rotary transformer signal conversion method | |
| CN108037731B (en) | A kind of frequency difference interference signal high-resolution subdivision system of phase integral operation transform | |
| CN102291145A (en) | Analogue-to-digital conversion method based on Gray encoding and absolute value algorithm | |
| CN102868404A (en) | Analog-to-digital (AD) conversion method based on cosine algorithm and Gray code | |
| CN102984602B (en) | Method for generating interphone sub-audio frequency and device for processing digital signal | |
| CN103916143B (en) | The non-contour step signal processing method of very low frequency long-wave transmitter and device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20110406 |