CN101951258B - Multidigit variable system asynchronous counting circuit based on memory resistor - Google Patents

Multidigit variable system asynchronous counting circuit based on memory resistor Download PDF

Info

Publication number
CN101951258B
CN101951258B CN2010102930492A CN201010293049A CN101951258B CN 101951258 B CN101951258 B CN 101951258B CN 2010102930492 A CN2010102930492 A CN 2010102930492A CN 201010293049 A CN201010293049 A CN 201010293049A CN 101951258 B CN101951258 B CN 101951258B
Authority
CN
China
Prior art keywords
counting
memristor
pulse
counting unit
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2010102930492A
Other languages
Chinese (zh)
Other versions
CN101951258A (en
Inventor
徐辉
徐欣
聂洪山
孙兆林
刘海军
田晓波
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National University of Defense Technology
Original Assignee
National University of Defense Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by National University of Defense Technology filed Critical National University of Defense Technology
Priority to CN2010102930492A priority Critical patent/CN101951258B/en
Publication of CN101951258A publication Critical patent/CN101951258A/en
Application granted granted Critical
Publication of CN101951258B publication Critical patent/CN101951258B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention relates to a multidigit variable system asynchronous counting circuit based on a memory resistor. The multidigit refers to N counting digits, and N can be any positive integer; in an asynchronous working way, all counting units have no uniform counting signal, and a low-digit counting unit provides a counting signal for a high-digit counting unit; a variable system changes the impedance variation of each counting pulse on the memory resistor so as to change the range of the counting unit by setting parameters of the counting pulse, including cycle T, duty ratio eta and current strength I. The counting unit based on the memory resistor comprises the memory resistor, a counting pulse input port, a test pulse input port, a test pulse output port, a carry signal output port and a resetting port. The counting circuit is used for counting by utilizing the memory characteristics of the memory resistor on charge and can accurately control counting.

Description

Based on the asynchronous counting circuit of the variable system of the multidigit of memristor
Technical field
The present invention is the design of the asynchronous counting circuit of the variable system of a kind of multidigit based on memristor.
Background technology
Memristor is the 4th kind of basic circuit elements that is realized through nanometer technology by the breadboard research team of Hewlett Packard in 2008; Its discovery has caused the dramatic change of circuitry, and its principle and application relate to circuitry, materialogy; Physical chemistry; A plurality of crossing domains such as microelectronics are the focuses and one of advanced problems that international circuit is learned research, study also in continuous expansion around the application circuit of memristor.
At present; On the experimental data of research institutions such as HP Lab and result's basis, set up the memristor model; In computer, utilize model to describe out the circuit characteristic of memristor accurately; Design the application circuit based on memristor on this basis, for method is laid a solid foundation, sets for this platform, provided in further Physical Experiment research, this is a current research direction to the memristor main flow.
Counting circuit is that a kind of quilt is reported to the police automatically, time-program(me) is controlled automatically, timing opens and closes the widely used circuit of various electronic equipments such as circuit; Traditional counting circuit mainly comprises Digital Logical Circuits such as quartz oscillator, frequency divider, counter, works through the count pulse actuation counter.Memristor still can be remembered the electric charge of flowing through on it under the situation of outage, and Memorability is embodied in the variation of memristor impedance, itself has the ability of storage data, and this characteristic is suitable for designing counting circuit.
The present invention is based on the electric charge memory characteristic of memristor.In contrast to common linear resistance, memristor is a kind of special nonlinear resistance that can remember the electric charge on it of flowing through, and Memorability is embodied in the impedance of memristor self.At first the electric charge memory characteristic of memristor is explained that as follows accompanying drawing 1 is the memristor conversion that the HP Lab provides.
Shown in accompanying drawing 1, the conversion of memristor is made up of metal platinum electrode, doped region and non-doped region three parts.The composition of doped region is the titanium dioxide of anoxic, i.e. TiO 2-X, the composition of non-doped region is a titanium dioxide, i.e. TiO 2Two-part total length is D, and wherein doped region length is w, and the length of non-doped region is D-w.If two parts are all by the TiO of non-doping 2Form, then overall impedance is R OFF, its value is approximately 10K Ω; Otherwise, if two parts are all by the TiO that mixes 2-XForm, then overall impedance is R ON, its value is approximately 100 Ω.It is linear with its length respectively with the impedance of non-doped region to mix, and memristor can be considered two variable-resistance series connection, so the total impedance of memristor is the algebraical sum of two regional impedances, promptly
M ( w ) = w D R ON + ( 1 - w D ) R OFF - - - ( 1 )
Wherein, M (w) is the impedance of memristor, promptly recalls resistance.The HP Lab is through experimental verification, and doped region length w rate over time is linear with the current instantaneous value of flowing through, and concrete expression formula is following
dw ( t ) dt = μ V R ON D i ( t ) - - - ( 2 )
Wherein i (t) is the current strength of the memristor of flowing through, μ vBeing the average ion mobility, is the build-in attribute of this material of titanium dioxide, is a constant.
Apply certain bias voltage v (t) at the memristor two ends, then can know according to Kirchhoff's laws of electric circuit
M ( w ) = v ( t ) i ( t ) - - - ( 3 )
Equality (1) (2) (3) united find the solution the impedance expression that can obtain memristor and do
M ( w ) = R OFF ( 1 - μ v R ON D 2 q ( t ) ) - - - ( 4 )
Wherein q (t) is the electric charge of the memristor of flowing through.Can know that by equality (4) impedance of memristor is the monodrome linear function of the electric charge of flowing through, Here it is memristor can remember the flow through circuitry basis of electric charge on it.Need to prove especially, when the sense of current of the memristor of flowing through not simultaneously, the electric charge of flowing through is also different to the change trend of memristor impedance.For example when forward current through the time, the memristor impedance increases progressively, negative current is successively decreased through memristor impedance then.
Major function of the present invention is based on the 4th kind of basic circuit elements memristor of succeeding in developing in 2008 and has designed a kind of counting circuit, and this counting circuit utilizes the memory characteristic counting of memristor to electric charge, is essentially different with traditional counting circuit.Wherein, accurately control is the key technology of this counter with the impedance of identification memristor, also is the basis that memristor constitutes resistive random access storage device memory cell.
Summary of the invention
The present invention has the electric charge memory characteristic just because of memristor, has designed a kind of counter based on memristor, through memristor being applied specific recurrent pulses, accurately controls and reads the memristor impedance and realize tally function.
At first introduce the operation principle of counting unit below.
The first, the design of count pulse.In order to guarantee that the impedance of memristor can both change a fixed value Δ M after each count pulse is through memristor, need a kind of special pulse.Because physically electric charge is an electric current about the integration of time, so in theory as long as in a certain period of time, have the electric current of a fixed current intensity to flow through, the electric charge of then flowing through is fixed.Based on this thinking, count pulse q (t) is designed to have some cycles T and duty ratio η, the constant-current pulse that current strength I is constant The impedance variations scope of memristor is at M LowTo M HighBetween, count pulse changes Δ M through making the memristor impedance each time, and then the count range N of counting unit does N = M High - M Low Δ M .
For example, it is I=10mA that memristor is applied current strength, and the cycle is T=1s, and duty ratio is the constant-current pulse of η=10%, and the electric charge of the memristor of then at every turn flowing through does
q ( t ) = ∫ t t + ηT I ( τ ) dτ
= ∫ 0 0.1 0.01 dτ - - - ( 5 )
= 0.001 C
The impedance variations scope of supposing memristor is at M Low=100 Ω to M HighBetween=10.1K the Ω, i.e. [100,10.1K], count pulse changes Δ M=100 Ω through making the memristor impedance each time, and then the count range N of counting unit does
N = M high - M low ΔM
= 10.1 × 10 3 - 100 100 - - - ( 6 )
= 100
The second, the reading of counter.Whenever through a constant-current pulse, the impedance of memristor changes a fixed value Δ M, and counter also will add up once, for example become 2 by 1.The number that the impedance of memristor and count pulse pass through has relation one to one, so the value of counter is just represented in the impedance of memristor.Reading of memristor impedance that is to say that the value with counter reads and shows.Adopt the positive and negative detection pulse that replaces to reading the memristor impedance.Because the direction of two pulses is opposite, under identical pulse amplitude and duration, positive pulse and the negative pulse electric charge that produces behind the memristor of flowing through equates, thus finally memristor flow through positive negative pulse stuffing to after impedance do not change.Read the voltage at memristor two ends in the moment that applies positive pulse, can obtain the impedance of memristor according to Ohm's law.The counting unit peripheral circuit compares impedance of reading and predefined resistance value, and the result is shown.
For example, the positive pulse amplitude of detection pulse is I 1=10mA, the duration is T 1=0.01s, the negative pulse amplitude is I 2=10mA, the duration is T 2=0.01s, the direction and the positive pulse of negative pulse are opposite.Then positive pulse and the negative pulse electric charge that produces behind the memristor of flowing through is
q ( I 1 ) = q ( I 2 )
= ∫ 0 T 1 I 1 dt
(7)
= ∫ 0 0.01 0.01 dt
= 10 - 4 C
The 3rd, the carry of counting unit.When counting unit reaches the counting range, need be to more high-order counting unit carry, while self zero clearing restarts counting.This process comprises two steps, carry and zero clearings.It at first is the design of carry pulse; The carry signal of this counting unit will be as the count signal of next counting unit; So carry signal is identical with count signal, be that to have a some cycles T, duty ratio η identical with count pulse with the concrete parameter of the constant-current pulse
Figure BSA00000285074900045
of current strength I.Next is the design of reset signal, when counting unit being applied the detection pulse and learning this counting unit full scale, this counting unit is applied reset signal, makes the impedance of memristor return to initial value, and the amplitude of quenching pulse is I Reset, the duration is T Reset, then the quenching pulse electric charge that memristor produces of flowing through does q ( I Reset ) = ∫ 0 T Reset I Reset Dt .
For example, the amplitude of quenching pulse is I Reset=1000mA, the duration is T Reset=0.1s, then the quenching pulse electric charge that memristor produces of flowing through does
q ( I reset ) = ∫ 0 T reset I reset dt
= ∫ 0 0.1 1 dt - - - ( 8 )
= 0.1 C
= N × q ( t )
More than introduce the operation principle of counting unit, introduce the workflow of the asynchronous variable system counting circuit of multidigit below.
On the basis of counting unit mentality of designing, design the asynchronous variable system counting circuit of a kind of multidigit.More than one of the figure place that multidigit is promptly counted can be the N position, and N is any positive integer.The asynchronous working mode is meant that the individual count unit does not have unified count signal, and low level counting unit is that high-order counting unit provides count signal.Variable system is meant that promptly cycle T, duty ratio η and current strength I change the change amount of each count pulse to the memristor impedance through setting the parameter of count pulse, thereby changes the range of counting unit.Set forth the workflow of the asynchronous variable system counting circuit of multidigit below in conjunction with concrete design.
The first, the chief component of circuit.Shown in accompanying drawing 6, this circuit mainly comprises counting unit, counts, detects and reset (zero clearing) pulse generating circuit, logic gates (mainly containing and door and or door) and attached peripheral circuit.The main interface of counting unit has count pulse input (counter), detects pulse input end (test/in), testing result output (test/out), quenching pulse input (reset) and carry pulse output (add).
The second, the operation principle of circuit and flow process.The workflow of counting unit is described in detail in front, below the operation principle of the counter that constitutes of a plurality of counting units of main explanation.Adopt the mode of asynchronous counting, the carry signal of low level counting unit is that high-order counting unit provides count signal, by that analogy.The count pulse input is that high level is effective, and the flip-flop number unit begins counting when the count pulse rising edge arrives; The testing result output is that high level is effective, and promptly when the counting unit full scale, this port is exported high level; The quenching pulse input is that high level is effective, when input signal drives the counting unit zero clearing during for high level, on the contrary not zero clearing.The carry pulse output is that high level is effective.
The 3rd, the realization principle of counting unit zero clearing.When the detection pulse output end of counting unit is high level, through with the logic and operation of high level output high level, carry out the logic OR computing with reset signal again, the output high level also drives counting unit and resets.When detecting output and be low level, through with the logic and operation output low level of high level, and be low level still after the computing of reset signal logic OR, counting unit does not reset.
The advantage of this counter is accurately to realize tally function.
Description of drawings
Fig. 1 is linear impurity drift memristor model sketch map
Fig. 2 is the count pulse sketch map of counting unit
Fig. 3 detects the pulse sketch map
Fig. 4 is the quenching pulse sketch map
Fig. 5 is the counting unit workflow diagram
Fig. 6 is the asynchronous variable system counting circuit sketch map in N position
Embodiment:
With linear impurity drift memristor Mathematical Modeling is foundation, and this counting circuit is made up of counting unit and the peripheral auxiliary circuits based on memristor.Counting unit based on memristor is made up of memristor, count pulse input port, test pulse input port, test pulse output port, carry signal output port and reseting port.Peripheral circuit comprises that mainly circuit takes place in the constant-current pulse source, detects pulse generating circuit, reset pulse generation circuit, logic gates formation.
It is constant at first by the constant-current pulse source the pre-set current strength of circuit generation to take place, the constant-current pulse with certain duty ratio, and this pulse will be corresponding one by one with the system of counter.Low level counting unit begins counting under the driving of this count pulse, its state will read and be mapped as the numeral of being counted through detecting pulse.When low level counting unit meter was full, this unit sent with the carry signal of constant-current pulse identical parameters to the high-order counting unit of closing on and also accepts the reset signal from reset pulse generation circuit, and counting unit realizes resetting.Set when the counting unit meter is full, the test pulse output is a high level, otherwise then is low level, and reseting port is that high level is effective.When the counting unit meter was full, the test pulse output was a high level, carries out logical operation with the peripheral logic gate circuit, drives this counting unit and resets.
Set forth the realization of the asynchronous variable system counting circuit of multidigit below in conjunction with instantiation.When adopting n counting unit, be exactly the asynchronous variable system counting circuit in n position.Like n=6, then the range of counter be [1, α 6], wherein α representes the range of each counting unit.The impedance variations scope of supposing the memristor of each counting unit is [100 Ω, 10.1k Ω], when count pulse is current strength I=10mA; When cycle T=1s, the constant-current pulse of duty ratio η=10%, the range of single counting unit is [1; 100], the system of counter is 100; When adjustment duty ratio during to η=20%, the change amount of memristor impedance after each count pulse increases doubly, and then the range of single counting unit is [1,50], and the system of counter is 50.The current strength or the cycle of adjustment count pulse can both reach the effect that changes system, and principle is similar with the adjustment duty ratio.For example when count pulse be current strength I=5mA, when cycle T=1s, the constant-current pulse of duty ratio η=10%, the range of single counting unit is [1,200], the system of counter is 200; When count pulse is current strength I=10mA, when cycle T=2s, the constant-current pulse of duty ratio η=10%, the range of single counting unit is [1,50], and the system of counter is 50.

Claims (1)

1. based on the asynchronous counting circuit of the variable system of the multidigit of memristor; It is characterized in that: this counting circuit is made up of counting unit and the peripheral auxiliary circuits based on memristor, and said counting unit based on memristor is made up of memristor, count pulse input port, detection pulse input end mouth, testing result output port, carry signal output port and reseting port; Circuit takes place by the constant-current pulse source in peripheral auxiliary circuits; Detect pulse generating circuit, reset pulse generation circuit, logic gates formation, the impedance of said memristor adopts the positive and negative detection pulse that replaces to read, and the counting unit of low level provides count pulse for high-order counting unit; Through setting the parameter of count pulse; Be cycle T, duty ratio η and current strength I, change the change amount of each count pulse, thereby change the range of said counting unit the impedance of said memristor.
CN2010102930492A 2010-09-27 2010-09-27 Multidigit variable system asynchronous counting circuit based on memory resistor Expired - Fee Related CN101951258B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2010102930492A CN101951258B (en) 2010-09-27 2010-09-27 Multidigit variable system asynchronous counting circuit based on memory resistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2010102930492A CN101951258B (en) 2010-09-27 2010-09-27 Multidigit variable system asynchronous counting circuit based on memory resistor

Publications (2)

Publication Number Publication Date
CN101951258A CN101951258A (en) 2011-01-19
CN101951258B true CN101951258B (en) 2012-04-18

Family

ID=43454630

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2010102930492A Expired - Fee Related CN101951258B (en) 2010-09-27 2010-09-27 Multidigit variable system asynchronous counting circuit based on memory resistor

Country Status (1)

Country Link
CN (1) CN101951258B (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102011086519A1 (en) * 2011-11-17 2013-05-23 Robert Bosch Gmbh Device for storing a frequency and method for storing and reading a frequency
CN102609317B (en) * 2012-01-13 2014-05-14 从兴技术有限公司 Semaphore processing method and semaphore processing system
CN102723112B (en) * 2012-06-08 2015-06-17 西南大学 Q learning system based on memristor intersection array
CN106899297B (en) * 2017-01-17 2020-05-19 华中科技大学 Memristor-based AD conversion circuit
CN113489484B (en) * 2021-03-16 2024-01-09 上海交通大学 Full adder function implementation method based on resistive device
CN113364430A (en) * 2021-05-25 2021-09-07 北京智芯微电子科技有限公司 Variable attenuator

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101763901A (en) * 2008-12-23 2010-06-30 上海芯豪微电子有限公司 On-wafer self-test and self-repair method

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010082929A1 (en) * 2009-01-15 2010-07-22 Hewlett-Packard Development Company, L.P Memristor with nanostructure electrodes
WO2010085225A1 (en) * 2009-01-26 2010-07-29 Hewlett-Packard Development Company, L.P. Controlled placement of dopants in memristor active regions

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101763901A (en) * 2008-12-23 2010-06-30 上海芯豪微电子有限公司 On-wafer self-test and self-repair method

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
徐欣,周舟,李楠,孙兆林.基于DDR2 SDRAM的高速大容量异步FIFO的设计与实现.《中国测试》.2009,第35卷(第6期),34-37. *

Also Published As

Publication number Publication date
CN101951258A (en) 2011-01-19

Similar Documents

Publication Publication Date Title
CN101951258B (en) Multidigit variable system asynchronous counting circuit based on memory resistor
Kvatinsky et al. Memristor-based IMPLY logic design procedure
CN101925827B (en) Pulsed capacitance measuring circuits and methods
Berdan et al. A memristor SPICE model accounting for volatile characteristics of practical ReRAM
CN103036538B (en) The circuit of calibration comparator offset voltage and method thereof
Linn et al. Compact modeling of CRS devices based on ECM cells for memory, logic and neuromorphic applications
CN106547415A (en) A kind of Embedded capacitance touch sensing device and its implementation
CN106896327A (en) Fractional order KiBaM equivalent circuit comprehensive characteristics battery models and its parameter identification method
Bansal et al. Memristor: a versatile nonlinear model for dopant drift and boundary issues
CN104067097A (en) High resolution temperature measurement
Kang et al. Emulation of spike-timing dependent plasticity in nano-scale phase change memory
Maan et al. Voltage controlled memristor threshold logic gates
Shi et al. Window function for fractional‐order HP non‐linear memristor model
Menzel et al. Requirements and challenges for modelling redox-based memristive devices
Emara et al. Corrected and accurate Verilog-A for linear dopant drift model of memristors
CN105846990A (en) Improved normative Chua's chaotic circuit
CN108090308B (en) HP memristor and capacitor-based basic unit chaotic circuit
CN203825087U (en) Frequency display apparatus
CN107257750A (en) Battery cell and corresponding operation method with monitoring device
CN206117621U (en) Power on reset circuit and integrated circuit
CN109525222A (en) A kind of single phase clock Double-edge D trigger
Mbarek et al. A practical HfO 2-based OxRAM memristor model suitable for circuit design and simulation
CN202853050U (en) Detection device for preventing input/output (I/O) port humidifier from drying out
Ibrahim et al. Digital design using CMOS and hybrid CMOS/memristor gates: A comparative study
Ghedira et al. Coexistence of bipolar and unipolar memristor switching behavior

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C53 Correction of patent for invention or patent application
CB03 Change of inventor or designer information

Inventor after: Xu Hui

Inventor after: Xu Xin

Inventor after: Nie Hongshan

Inventor after: Sun Zhaolin

Inventor after: Liu Haijun

Inventor after: Tian Xiaobo

Inventor before: Xu Hui

Inventor before: Xu Xin

Inventor before: Nie Hongshan

Inventor before: Sun Zhaolin

Inventor before: Liu Haijun

Inventor before: Tian Xiaobo

CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20120418

Termination date: 20140927

EXPY Termination of patent right or utility model