CN101924931A - Digital television PSI/SI information distributing system and method - Google Patents
Digital television PSI/SI information distributing system and method Download PDFInfo
- Publication number
- CN101924931A CN101924931A CN 201010177185 CN201010177185A CN101924931A CN 101924931 A CN101924931 A CN 101924931A CN 201010177185 CN201010177185 CN 201010177185 CN 201010177185 A CN201010177185 A CN 201010177185A CN 101924931 A CN101924931 A CN 101924931A
- Authority
- CN
- China
- Prior art keywords
- control module
- packet
- request
- module
- cpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The invention discloses digital television PSI/SI information distributing system and method. The system comprises a CPU, a TS stream output channel, a buffer control module, a distribution timing control module, a port polling control module, a combined buffer and continuity counting processing module, a system main control module and an SDRAM (Synchronous Dynamic Random Access Memory). Tasks of sending PSI/SI information, processed by the CPU originally, are contributed by hardware in a digital television embedded system to ensure that the CPU preferably processes and sends PSI/SI data packets without interrupting other tasks, thereby greatly lowering the load of the CPU, and ensuring that the requirement for interval accuracy of sending the PSI/SI data and the stability and the reliability of the system.
Description
Technical field
The present invention relates to a kind of Digital Television PSI/SI information system and method for giving out a contract for a project.
Background technology
When embedded system is applied in digital television front equipment, to the processing of programme information and PSI/SI with transmit that normally to adopt processor be that CPU handles and analyzes, because having a large amount of informational needs when machine works handles, this just brings very high load to flush bonding processor, especially when these information of transmission, CPU is from interrupting there is certain delay to transmission, especially in the operating system of preemptive multitasking mechanism, the inaccuracy problem of life period when the task of CPU is switched, impact for PSI/SI information transmission interval and accuracy, can not reach real-time when causing a large amount of PSI/SI information to send, adjust also for the PCR of program stream to affect and disturb, more can cause the transmission spacing accuracy of PSI/SI, such as the ECM in the scrambled program process, EMM, CAT meter accuracy inaccuracy can cause the scrambling confusion phenomena.
Summary of the invention
Send PSI/SI information by CPU and cause cpu load excessive in order to solve existing embedded system, influence the technical problem that it handles other tasks, the invention provides that a kind of can effectively to solve CPU load when sending PSI/SI information excessive, make the PSI/SI information can be in strict accordance with sending the technical scheme that separation standard sends.
In order to realize above-mentioned technique effect, the technical solution used in the present invention is: a kind of Digital Television PSI/SI information system of giving out a contract for a project, comprise CPU, TS stream output channel, it also comprises writes the buffering control module, the timing control module of giving out a contract for a project, port poll control module, close road buffering and continuity counting processing module, main system control module and SDRAM, wherein:
Writing the buffering control module is connected with CPU by CPU bus on chip interface, and be connected to the timing control module of giving out a contract for a project, with the packet that receives and temporary CPU will send, the attribute data of record data bag simultaneously, the address that will the be stored in SDRAM line item of going forward side by side simultaneously according to attribute data calculated data bag;
The timing control module of giving out a contract for a project is connected with CPU by CPU bus on chip interface, and be connected with the external timing signal module, under the driving of clock signal, data transfer request according to CPU produces packet transmission request, and record will be stored in the memory address of SDRAM from the packet of writing the buffering control module;
Port poll control module is connected with the timing control module of giving out a contract for a project, and sends request read data packet memory address and send request simultaneously with the give out a contract for a project packet of timing control module of scheduling;
Close the road buffering and be connected with TS stream output channel, also send with the road of closing of realizing packet with continuity counting processing module; And
Main system control module respectively with write the buffering control module, the timing control module of giving out a contract for a project, port poll control module and close road buffering, continuity counting processing module is connected, and communicate by letter with SDRAM by sdram controller, be used to control the state that the buffering control module is write in inquiry, when receiving that CPU transmits next packet write request by writing the buffering control module, write appropriate address among the SDRAM with writing the packet of buffering in the control module by sdram controller, when receiving the transmission request of the timing control module of giving out a contract for a project, extract the packet of being stored among the SDRAM by sdram controller, and packet is sent to closes road buffering and continuity counting processing module, to realize the SDRAM scheduling.
Above-mentioned a kind of Digital Television PSI/SI information system of giving out a contract for a project, its described buffering control module of writing comprises the bag property register, write buffer register and address mapping table module, described bag property register and write buffer register and be connected to CPU by cpu i/f respectively, the bag property register receives the packet attribute information that CPU sent, and the calculated data bag is stored in the address of SDRAM, above-mentioned information with packet is sent to the address mapping table module then, write the buffer stock module and accept packet that CPU sends and temporary, accept the control of main system control module simultaneously, temporary packet is sent to SDRAM by main system control module.
Above-mentioned a kind of Digital Television PSI/SI information system of giving out a contract for a project, its described timing control module of giving out a contract for a project comprises interval register group sum counter array, described interval register group is connected to CPU by cpu i/f, and set in advance timing value, the timer array is connected to the external timing signal module, and recruiting unit's time pulse signal is also counted, and the timing value with count value and interval register compares simultaneously, when count value is identical with timing value, then produce the request of transmission.
Above-mentioned a kind of Digital Television PSI/SI information system of giving out a contract for a project, its described port poll control module comprises port request poll module and request queue module, described port request poll module is connected to the timer array, receive packet and send request, and read data packet addressed information in the address mapping table module, be sent to the request queue module after gathering and read the information of giving out a contract for a project with the waiting system main control module.
Above-mentioned a kind of Digital Television PSI/SI information system of giving out a contract for a project, its described road buffering of closing comprises continuity counting control module and buffering control module with continuity counting processing module, described continuity counting control module is connected to main system control module, when main system control module sends packet, packet is carried out the continuity counting, and continuity numerical value write packet, the buffering control module receives the continuity counting packet that control module sent, and in the gap that sends packet, insert buffered data packet, send by TS stream output channel.
The method that the present invention also provides a kind of Digital Television PSI/SI information to give out a contract for a project, the bag that CPU will send writes buffer module, and enables corresponding counting unit; Counting unit produces the request that sends packet after the transmission that arrives default at interval; After type requests poll module is received request, extraction give out a contract for a project the request type and the bag sequence number of request, when the port poll activates corresponding ports, bag type with request, port numbers, the bag sequence number is carried out the SDRAM map addresses, obtains the address of request package in SDRAM, afterwards port numbers and SDRAM address is write the request array; Main control module has detected when request bag, and the packet that will send is read in the SDRAM address in the request array, closes the road buffer memory by what port numbers write the corresponding port, carries out the correction of continuity counting then; The last ready signal of set, passage closes the road control module and responds this signal, and the bag that is about to buffering area is squeezed into circulation road, finishes the hardware operation of giving out a contract for a project.
Technique effect of the present invention is, in the Digital Television embedded system, share the task of the transmission PSI/SI information that former cause CPU handles by hardware, making CPU no longer need to interrupt other tasks comes priority treatment to send the PSI/SI packet, greatly reduce the load of CPU, guaranteed the reliable and stable of system.
The present invention is further illustrated below in conjunction with accompanying drawing.
Description of drawings
Fig. 1 is a structural representation of the present invention;
Fig. 2 is the structural representation of writing the buffering control module of the present invention;
Fig. 3 is the single port structural representation of the timing control module of giving out a contract for a project of the present invention;
Fig. 4 is the single particular counter structural representation of the timing control module of giving out a contract for a project of the present invention;
Fig. 5 is the type requests poll control module structural representation of the timing control module of giving out a contract for a project of the present invention;
Fig. 6 is the structural representation of port poll control module of the present invention;
Fig. 7 is the request queue modular structure schematic diagram of port poll control module of the present invention;
Fig. 8 closes the structural representation of road buffering and continuity counting processing module for the present invention;
Fig. 9 is the structural representation of main system control module of the present invention;
Figure 10 is the give out a contract for a project flow chart of method of PSI/SI information of the present invention.
Embodiment
Referring to Fig. 1, the present invention includes and write the buffering control module, the timing control module of giving out a contract for a project, is closed road buffering and continuity counting processing module, main system control module and SDRAM at port poll control module, wherein,
Writing the buffering control module referring to Fig. 2 is promptly wrapped property register and is write buffer register by two groups of registers, and the address mapping table module is formed, the bag that CPU will send writes in the buffer register, will wrap attribute simultaneously and write the bag property register, after being ready to complete, CPU will write the control position, main control module response write request, the control storage control module is transferred to packet among the SDRAM, and, write address mapping table according to bag property calculation SDRAM address.
Write buffer register by data bit width 32bit, the dpram of address bit wide 6bit realizes, each bag that only allows to preserve 188byte length or 204byte length, and untapped address is left register for, to save cpu address bit wide resource.
Give out a contract for a project the interval register group of timing control module by the counter enable register referring to Fig. 3, the fixed time interval register, type packet length register is formed.The bit wide decision size that the counter enable register is supported according to port is given tacit consent to 16 kinds of PSI/SI type bags.The fixed time interval register divides three groups, second interval group, ms interval group, microsecond interval register group.Each registers group precision is adjustable according to the system requirements precision.Acquiescence support spacer 15s999ms999us～0m0mslus.Type packet length register determines the maximum packet length that each PSI/SI type is supported.
Be used for producing the request of transmission referring to Fig. 4 particular counter group, 6 of port ones are given tacit consent in the PSI/SI number of types decision that the particular counter number is supported by each port.The bag sequence number that bag sequence number counting ram is used to store every type of current packet.Read the interval poll and make the fixed time interval selector switch.The type selecting of giving out a contract for a project poll module is used for doing the parameter extraction of giving out a contract for a project when request is given out a contract for a project in the generation of counter group.
After CPU write the data packet memory and enables type counter, corresponding particular counter began counting, unit interval pulse each, interval register when counter is read one time, and the value of current count value and interval register relatively, meter is full, then produces to send to ask.At this moment, the poll of giving out a contract for a project selects module to translate the type of request according to the address of request, inquire about the bag sequence number of current request bag simultaneously, to send request, request type, the output of request package sequence number is after the secondary module response sends request, according to bag request length register update package sequence number counting, send request thereby finish a packet.
When considering the port expansion, the increase of counting unit is to the burden of system resource, and counting unit adopts special structure, and other counter of constituent parts level is shared, and count mode control is set, and realizes a second counting with a counter, millisecond counting, microsecond tally function.After meter is full, produce request signal to type poll control module.
Send the conflict of request referring to Fig. 5 for various types of bags in port of scheduling, adopt the mode of type poll, constantly inquire about the request that each counting unit produces, if request effectively, control module is translated into the request type parameter according to the address of request unit.Simultaneously, the inquiry packet sequence number counter, the sequence number of extraction current request bag outputs to port poll module.At this moment, control module is waited for the port poll response, receive response after, the update package sequence number counter enters the request signal inquiry of next type.
Referring to Fig. 6, port poll control module realizes the scheduling of each port request parameter, 64 ports of maximum support, controller activates port one by one, enable type poll module, when having inquired when request of giving out a contract for a project, the bag type that control module will be asked, the bag sequence number, the bag port numbers is carried out computing, reads the SDRAM address mapping table, and what obtain asking wraps in address among the SDRAM, then port numbers and address are squeezed into request queue, the once request of finishing is handled.
Referring to Fig. 7, the request queue module is realized by FIFO, write operation is finished in the control of port poll, main control module detects when having request msg in the request queue, from FIFO, packet address and port numbers are read, and from SDRAM packet is read, simultaneously according to port numbers according to packet address, bag is written to the packet output buffering corresponding with port, thereby finishes the operation of once giving out a contract for a project.
Referring to Fig. 8, close road buffering and continuity counting processing module as the give out a contract for a project interface of module and circulation road of hardware, the realization packet close the road function.Continuity counting control module is used for the processing of packet continuity count area, when CPU produces the data packets request, on the one hand, main control module according to write the bag parameter will write the buffering control module bag write SDRAM, on the one hand, master control module controls continuity counting control module is carried out the PID inquiry, when not finding corresponding PID in ram, PID and initial continuity count value are inserted in the table, wait flow process to be written to finish.After this, each main control module reads bag and writes when closing the road buffering from SDRAM, continuity counting control module is all carried out the PID inquiry, find the continuity count value of this PID correspondence, packet writes the packet relevant position with the continuity count value of finding after writing fully and closing the road buffering, after finishing, numerical value adds 1, is written back to original position in ram, handles thereby finish the one-time continuous counting.
What the buffering control module realized packet and circulation road closes the road pooling feature, 2 packets of each port buffering of default setting are under the control of channel control signals, in the gap of each packet of circulation road, the packet of in good time insertion buffering is finished the transmission of packet.
The RAM scheduler module is used to distribute the continuity counting control module and the right to use that cushions control module, wherein, buffering is read to control has the highest priority, when ram is read by passage, ram can not be carried out read operation by other module again, and the scheduling of write conflict is finished by main control module.
RAM realizes by a M9K, for the consideration that improves the M9K utilance, the continuity count table with close the road and cushion a shared M9K.32 of data bit widths, 8 of address bit wides.Wherein, the continuity count table is made in the address of low 128bit, and like this, the PID number of each port support is 128.High 128bit does the address and closes the road buffering, cushions two packets.
Referring to Fig. 9, the use of main system control module scheduling SDRAM in system, main system control module is inquired about the write request position of write control register and the mode bit of request queue back and forth, as the packet write request, the TS packet that just will write the bag buffering area writes appropriate address among the SDRAM, query requests formation after finishing when sending request, writes TS inclusion road buffering with bag.So circulation realizes the SDRAM scheduling.
Referring to Figure 10, the bag that CPU will send writes buffer module, enable corresponding counting unit, counting unit is after the transmission that arrives default at interval, produce the request of TS bag data, after type requests poll module is found request, extraction give out a contract for a project the request type and the bag sequence number of request, when the port poll activates corresponding ports, with the bag type of request, port numbers, the bag sequence number is carried out the SDRAM map addresses, obtain the address of request package in SDRAM, afterwards port numbers and SDRAM address are write the request array, when main control module has detected the bag request, the packet that will send is read in SDRAM address in the request array, close the road buffer memory by what port numbers write the corresponding port, carry out the correction of continuity counting at last, after all operations is finished, the ready signal of set, passage closes the road control module and responds this signal, and the bag that is about to buffering area is squeezed into circulation road, finishes the hardware operation of giving out a contract for a project.
Claims (6)
1. Digital Television PSI/SI information system of giving out a contract for a project, comprise CPU, TS stream output channel, it is characterized in that, this system also comprises writes the buffering control module, the timing control module of giving out a contract for a project, port poll control module, close road buffering and continuity counting processing module, main system control module and SDRAM, wherein:
Writing the buffering control module is connected with CPU by CPU bus on chip interface, and be connected to the timing control module of giving out a contract for a project, with the packet that receives and temporary CPU will send, the attribute data of record data bag simultaneously, the address that will the be stored in SDRAM line item of going forward side by side simultaneously according to attribute data calculated data bag;
The timing control module of giving out a contract for a project is connected with CPU by CPU bus on chip interface, and be connected with the external timing signal module, under the driving of clock signal, data transfer request according to CPU produces packet transmission request, and record will be stored in the memory address of SDRAM from the packet of writing the buffering control module;
Port poll control module is connected with the timing control module of giving out a contract for a project, and sends request read data packet memory address and send request simultaneously with the give out a contract for a project packet of timing control module of scheduling;
Close the road buffering and be connected with TS stream output channel, also send with the road of closing of realizing packet with continuity counting processing module; And
Main system control module respectively with write the buffering control module, the timing control module of giving out a contract for a project, port poll control module and close road buffering, continuity counting processing module is connected, and communicate by letter with SDRAM by sdram controller, be used to control the state that the buffering control module is write in inquiry, when receiving that CPU transmits next packet write request by writing the buffering control module, write appropriate address among the SDRAM with writing the packet of buffering in the control module by sdram controller, when receiving the transmission request of the timing control module of giving out a contract for a project, extract the packet of being stored among the SDRAM by sdram controller, and packet is sent to closes road buffering and continuity counting processing module, to realize the SDRAM scheduling.
2. a kind of Digital Television PSI/SI information according to claim 1 system of giving out a contract for a project, it is characterized in that, the described buffering control module of writing comprises the bag property register, write buffer register and address mapping table module, described bag property register and write buffer register and be connected to CPU by cpu i/f respectively, the bag property register receives the packet attribute information that CPU sent, and the calculated data bag is stored in the address of SDRAM, above-mentioned information with packet is sent to the address mapping table module then, write the buffer stock module and accept packet that CPU sends and temporary, accept the control of main system control module simultaneously, temporary packet is sent to SDRAM by main system control module.
3. a kind of Digital Television PSI/SI information according to claim 1 system of giving out a contract for a project, it is characterized in that, the described timing control module of giving out a contract for a project comprises interval register group sum counter array, described interval register group is connected to CPU by cpu i/f, and set in advance timing value, the timer array is connected to the external timing signal module, recruiting unit's time pulse signal is also counted, timing value with count value and interval register compares simultaneously, when count value is identical with timing value, then produce the request of transmission.
4. a kind of Digital Television PSI/SI information according to claim 1 system of giving out a contract for a project, it is characterized in that, described port poll control module comprises port request poll module and request queue module, described port request poll module is connected to the timer array, receive packet and send request, and read data packet addressed information in the address mapping table module, be sent to the request queue module after gathering and read the information of giving out a contract for a project with the waiting system main control module.
5. a kind of Digital Television PSI/SI information according to claim 1 system of giving out a contract for a project, it is characterized in that, the described road buffering of closing comprises continuity counting control module and buffering control module with continuity counting processing module, described continuity counting control module is connected to main system control module, when main system control module sends packet, packet is carried out the continuity counting, and continuity numerical value write packet, the buffering control module receives the continuity counting packet that control module sent, and in the gap that sends packet, insert buffered data packet, send by TS stream output channel.
6. the method that Digital Television PSI/SI information is given out a contract for a project is characterized in that the bag that CPU will send writes buffer module, and enables corresponding counting unit; Counting unit produces the request that sends packet after the transmission that arrives default at interval; After type requests poll module is received request, extraction give out a contract for a project the request type and the bag sequence number of request, when the port poll activates corresponding ports, bag type with request, port numbers, the bag sequence number is carried out the SDRAM map addresses, obtains the address of request package in SDRAM, afterwards port numbers and SDRAM address is write the request array; Main control module has detected when request bag, and the packet that will send is read in the SDRAM address in the request array, closes the road buffer memory by what port numbers write the corresponding port, carries out the correction of continuity counting then; The last ready signal of set, passage closes the road control module and responds this signal, and the bag that is about to buffering area is squeezed into circulation road, finishes the hardware operation of giving out a contract for a project.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010101771855A CN101924931B (en) | 2010-05-20 | 2010-05-20 | Digital television PSI/SI information distributing system and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010101771855A CN101924931B (en) | 2010-05-20 | 2010-05-20 | Digital television PSI/SI information distributing system and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101924931A true CN101924931A (en) | 2010-12-22 |
| CN101924931B CN101924931B (en) | 2012-02-29 |
Family
ID=43339531
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010101771855A Expired - Fee Related CN101924931B (en) | 2010-05-20 | 2010-05-20 | Digital television PSI/SI information distributing system and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101924931B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104717155A (en) * | 2013-12-15 | 2015-06-17 | 中国航空工业集团公司第六三一研究所 | Circuit and method for processing network flow in sampling system |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1949835A (en) * | 2005-10-10 | 2007-04-18 | Lg电子株式会社 | Digital television transmitter/receiver and method of processing data in digital television transmitter/receiver |
| CN1984263A (en) * | 2005-11-25 | 2007-06-20 | Lg电子株式会社 | Digital TV transmitter/receiver and method of processing data therein |
| US20080246759A1 (en) * | 2005-02-23 | 2008-10-09 | Craig Summers | Automatic Scene Modeling for the 3D Camera and 3D Video |
| CN101588486A (en) * | 2009-07-09 | 2009-11-25 | 江苏省广播电视信息网络股份有限公司 | Digital television business area recognition method in a kind of one-way digital television broadcasting network |
-
2010
- 2010-05-20 CN CN2010101771855A patent/CN101924931B/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20080246759A1 (en) * | 2005-02-23 | 2008-10-09 | Craig Summers | Automatic Scene Modeling for the 3D Camera and 3D Video |
| CN1949835A (en) * | 2005-10-10 | 2007-04-18 | Lg电子株式会社 | Digital television transmitter/receiver and method of processing data in digital television transmitter/receiver |
| CN1984263A (en) * | 2005-11-25 | 2007-06-20 | Lg电子株式会社 | Digital TV transmitter/receiver and method of processing data therein |
| CN101588486A (en) * | 2009-07-09 | 2009-11-25 | 江苏省广播电视信息网络股份有限公司 | Digital television business area recognition method in a kind of one-way digital television broadcasting network |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104717155A (en) * | 2013-12-15 | 2015-06-17 | 中国航空工业集团公司第六三一研究所 | Circuit and method for processing network flow in sampling system |
| CN104717155B (en) * | 2013-12-15 | 2017-10-24 | 中国航空工业集团公司第六三一研究所 | Network traffics process circuit and method in a kind of sampling system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101924931B (en) | 2012-02-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105468547B (en) | A kind of convenient configurable frame data access control system based on AXI buses | |
| KR101563837B1 (en) | Message-based memory access device and access method thereof | |
| CN102096648B (en) | System and method for realizing multipath burst data business caching based on FPGA (Field Programmable Gate Array) | |
| US20050273564A1 (en) | Memory controller | |
| KR102532173B1 (en) | Memory access technology and computer system | |
| US7461214B2 (en) | Method and system for accessing a single port memory | |
| EP2908251B1 (en) | Method and device for processing data | |
| CN102185750A (en) | Package | |
| TW201102829A (en) | Hardware assisted inter-processor communication | |
| CN103780506A (en) | Data caching system and data caching method | |
| CN102130100A (en) | Package | |
| US20210280226A1 (en) | Memory component with adjustable core-to-interface data rate ratio | |
| US6138219A (en) | Method of and operating architectural enhancement for multi-port internally cached dynamic random access memory (AMPIC DRAM) systems, eliminating external control paths and random memory addressing, while providing zero bus contention for DRAM access | |
| CN101656658B (en) | Method and device for improving dequeuing efficiency in queue management | |
| CN101924931B (en) | Digital television PSI/SI information distributing system and method | |
| CN103927125B (en) | Timesharing buffer accesses system and Memory Controller | |
| CN103640344B (en) | A kind ofly control the method that asynchronous many shower nozzles work in coordination with printing | |
| CN105045722A (en) | DDR2-SDRAM controller and low latency optimization method therefor | |
| CN112882986A (en) | Many-core processor with super node and super node controller | |
| JP2019046042A (en) | Transmission device and transmission method | |
| CN102130099A (en) | Package | |
| CN104104617A (en) | Message arbitration method and device | |
| CN116204465A (en) | Design of multi-channel DDR and PCIE data exchange module | |
| CN102932265A (en) | Data caching management device and method | |
| US8156276B2 (en) | Method and apparatus for data transfer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120229 Termination date: 20150520 |
|
| EXPY | Termination of patent right or utility model |