CN101924900B - Synchronous clock distribution system supporting high/standard definition simulcast - Google Patents
Synchronous clock distribution system supporting high/standard definition simulcast Download PDFInfo
- Publication number
- CN101924900B CN101924900B CN201010210678.4A CN201010210678A CN101924900B CN 101924900 B CN101924900 B CN 101924900B CN 201010210678 A CN201010210678 A CN 201010210678A CN 101924900 B CN101924900 B CN 101924900B
- Authority
- CN
- China
- Prior art keywords
- synchronous
- synchronised clock
- standard definition
- signal
- matrix
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The invention discloses a synchronous clock distribution system supporting high/standard definition simulcast. The front end of the system is provided with two paths of externally synchronous signals and two synchronous clock extracting modules, and the two paths of externally synchronous signals can be randomly distributed to the synchronous clock extracting modules by a front end matrix; the two synchronous clock extracting modules utilize a high/standard definition compatible synchronous extracting chip; the back end of the system adopts a matrix type design, synchronous clocks extracted by the two synchronous clock extracting modules are taken as the input of the matrix, each function module slot in a broadcasting platform corresponds to one matrix output, and each function module of the broadcasting platform selects the desired synchronous clock (high definition/standard definition) as required. The system can realize the desired synchronous high/standard definition function module mixed insertion in the same one broadcasting platform, is convenient to select the synchronous clock of the function modules in each slot, and reduces the cost of a broadcasting system.
Description
Technical field
The present invention relates to a kind of synchronous synchronous clock distribution system broadcasting of vision signal of supporting, relate in particular to the synchronous clock distribution system of simultaneously supporting high-definition video signal and SD vision signal.
Background technology
In Broadcast and TV system, be that high-definition video signal or SD vision signal all need to do synchronous broadcast, therefore can provide the broadcast platform of synchronised clock to be used widely in broadcast system.Can provide the broadcast platform of synchronised clock structurally will have multiple grooves position, support several functions module to work simultaneously, need to possess synchronous extraction and synchronous distribution function in function, the interconnection system of tradition broadcast platform as shown in Figure 1.Traditional broadcast platform is limited by its synchronous clock distribution system, only support SD signal to broadcast, only supporting high-definition signal to broadcast, even if support the compatible broadcast of high/standard definition, must be also the functional module of all processing high-definition signal or all processing SD signal in platform.
In Broadcast and TV system, the development speed of HD video is very fast, and industry generally believes that HD video will replace SD video completely after 10 years, and in these 10 years, can not delay the development of HD video, guarantees again the normal use of SD video user.Tradition is broadcasted the application of platform in high/standard definition simulcast system as shown in Figure 2, not only uses dumbly under this applied environment, but also can increase the cost of broadcast system.
Summary of the invention
The present invention is directed to the problems referred to above, design a kind of synchronous clock distribution system of supporting high/standard definition simulcast, be intended to solve tradition broadcast platform application dumb, increase the problem of broadcast system cost.
Technical scheme of the present invention is as follows: the front end support two-way external synchronization signal of system is also designed with two synchronised clock extraction modules, and two-way external synchronization signal can be distributed to arbitrarily synchronised clock extraction module through front end matrix.What two synchronised clock extraction modules adopted in design is the synchronous extracting chip of high/standard definition compatibility.Such Front-end Design has realized an interconnection system extracts the function of two kinds of different synchronised clocks (high definition/SD) simultaneously.What the rear end of system adopted is matrix form design, the input that the synchronised clock of two synchronised clock extraction module extractions is matrix, broadcast the corresponding Output matrix in each functional module groove position in platform, each functional module of broadcasting in platform can be selected needed synchronised clock (high definition/SD) according to demand like this.
First utilize analog selection switch 2 × 2 matrixes of Front-end Design at synchronous clock distribution system, realize the selection of the external reference signal input of synchronised clock extraction module by this matrix.Jiang Yi road REF signal is received respectively an input pin of two analog selection switches, another road REF signal is received respectively another input pin of two analog selection switches, the output of two analog selection switches provides reference signal to respectively two synchronised clock extraction modules, and arbitrary synchronised clock extraction module all can be selected needed External Reference REF signal by the input selection pin of analog selection switch.
Synchronised clock extraction module adopts the synchronous extracting chip of high/standard definition compatibility from External Reference signal, to extract the synchronous control signal such as HS (line synchronizing signal), VS (field sync signal) and OE (parity field signal), row, field sync signal that the synchronous extracting chip of high/standard definition compatibility is extracted are given genlock chip, and the high/standard definition synchronizing clock signals that genlock chip produces is selected the synchronised clock output identical with reference signal through differential signal selector switch again.
In the rear end of synchronous clock distribution system, the synchronous control signal (HS, VS, OE etc.) that the synchronous extracting chip of two-way high/standard definition compatibility is extracted is all given FPGA/CPLD, FPGA/CPLD is matrix circuit structure, each groove position of broadcasting on platform all can obtain one group of independently synchronous control signal from FPGA/CPLD, and every group of synchronous control signal all can be selected one in the synchronous control signal of the synchronous extracting chip extraction of two-way high/standard definition compatibility; For synchronised clock, each groove position is all furnished with a differential signal selector switch, and the output synchronised clock of two synchronised clock extraction modules is accessed respectively in its two-way input port.Make each groove position can independently select synchronizing clock signals by differential signal selector switch like this.
Utilize new synchronous clock distribution system, broadcast platform and complete high/standard definition simulcast design as shown in Figure 7.
Beneficial effect of the present invention: can realize and need synchronous high/standard definition functional module mixed insertion in same broadcast platform; Facilitate the synchronised clock of functional module in each groove position to choose; Reduce broadcast system cost.
Accompanying drawing explanation
Below in conjunction with the drawings and specific embodiments, the invention will be further described.
Fig. 1 is the interconnection system schematic diagram that tradition is broadcasted platform.
Fig. 2 is that tradition is broadcasted the application principle figure of platform in high/standard definition simulcast system.
Fig. 3 is synchronous clock distribution system front end schematic diagram of the present invention.
Fig. 4 is the synchronous extraction schematic diagram in synchronous clock distribution system of the present invention.
Fig. 5 is synchronous clock distribution system backend synchronization distribution principle figure a of the present invention.
Fig. 6 is synchronous clock distribution system backend synchronization distribution principle figure b of the present invention.
Fig. 7 is the application principle figure of the present invention in high/standard definition simulcast system.
Embodiment
First the present embodiment utilizes 4053 (bidirectional analog selector switches) 2 × 2 matrixes of Front-end Design at synchronous clock distribution system, realizes the selection of synchronised clock extraction module to input External Reference signal by this matrix.As shown in Figure 3, REF1 is received respectively to the S1 pin of 4053-1 and 4053-2, REF2 receives respectively the S2 pin of 4053-1 and 4053-2, and the output D of 4053-1 provides reference signal to synchronised clock extraction module A, and the output D of 4053-2 provides reference signal to synchronised clock extraction module B.So the arbitrary synchronised clock extraction module of design all can be selected needed External Reference REF signal by 4053 C pin.
As shown in Figure 4, the design of synchronised clock extraction module adopts two LMH1981 (and similar chip) from External Reference signal, to extract the synchronous control signal such as HS (line synchronizing signal), VS (field sync signal) and OE (parity field signal).LMH1981 input REF signal is supported the synchronizing signals such as SD analog video or high definition three level.Row, the field sync signal that two LMH1981 are extracted given two LMH1982 and is used for phase-locked generation high/standard definition synchronizing clock signals.The high/standard definition synchronizing clock signals that two-way LMH1982 produces is selected the synchronised clock output identical with reference signal through two paths of differential signals selector switch DS90CP22 again.
As shown in Figure 5,6, in the rear end of synchronous clock distribution system, the synchronous control signal (HS, VS, OE etc.) that two-way LMH1981 extracts is all given FPGA, FPGA is designed to matrix circuit structure, each groove position of broadcasting on platform all can obtain one group of independently synchronous control signal from FPGA, and every group of synchronous control signal all can be selected one in the synchronous control signal of two-way LMH1981 extraction.For synchronised clock, each groove position is all furnished with a DS90CP22, and the synchronised clock of two synchronised clock extraction module outputs is accessed respectively in its two-way input port, makes each groove position can independently select synchronizing clock signals like this by DS90CP22.
Utilize system of the present invention, broadcast design that platform completes high/standard definition simulcast as shown in Figure 7.
The present invention is not limited to above-described embodiment, and equivalent concepts or change in any technical scope disclosing in the present invention, all classify protection scope of the present invention as.
Claims (1)
1. support the synchronous clock distribution system of high/standard definition simulcast for one kind, it is characterized in that: the front end support two-way external synchronization signal of system is also designed with two synchronised clock extraction modules, and two-way external synchronization signal can be distributed to arbitrarily synchronised clock extraction module through front end matrix; Two synchronised clock extraction modules adopt the synchronous extracting chip of high/standard definition compatibility; What the rear end of system adopted is matrix form design, the input that the synchronised clock of two synchronised clock extraction module extractions is matrix, broadcast the corresponding Output matrix in each functional module groove position in platform, each functional module of broadcasting in platform is selected needed high definition/SD synchronised clock according to demand;
Utilize two analog selection switches 2 × 2 matrixes of Front-end Design in described system, this matrix is realized the selection of synchronised clock extraction module to input External Reference signal, Jiang Yi road REF signal is received respectively an input pin of two analog selection switches, another road REF signal is received respectively another input pin of two analog selection switches, two the synchronised clock extraction modules of exporting to of two analog selection switches provide reference signal, and arbitrary synchronised clock extraction module all can be selected needed External Reference REF signal by the input selection pin of analog selection switch;
Synchronised clock extraction module adopts the synchronous extracting chip of high/standard definition compatibility to extract synchronous control signal from External Reference signal, row, field sync signal that the synchronous extracting chip of high/standard definition compatibility is extracted are given genlock chip, and the high/standard definition synchronizing clock signals that genlock chip produces is selected the synchronised clock output identical with reference signal through differential signal selector switch again;
In the rear end of described system, the synchronous control signal that the synchronous extracting chip of two-way high/standard definition compatibility is extracted is all given FPGA/CPLD, FPGA/CPLD is matrix circuit structure, each groove position of broadcasting on platform all can obtain one group of independently synchronous control signal from FPGA/CPLD, and every group of synchronous control signal all can be selected one in the synchronous control signal of the synchronous extracting chip extraction of two-way high/standard definition compatibility; For synchronised clock, each groove position is all furnished with a differential signal selector switch, and the output synchronised clock of two synchronised clock extraction modules is accessed respectively in its two-way input port.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010210678.4A CN101924900B (en) | 2010-06-26 | 2010-06-26 | Synchronous clock distribution system supporting high/standard definition simulcast |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010210678.4A CN101924900B (en) | 2010-06-26 | 2010-06-26 | Synchronous clock distribution system supporting high/standard definition simulcast |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101924900A CN101924900A (en) | 2010-12-22 |
| CN101924900B true CN101924900B (en) | 2014-07-02 |
Family
ID=43339503
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201010210678.4A Active CN101924900B (en) | 2010-06-26 | 2010-06-26 | Synchronous clock distribution system supporting high/standard definition simulcast |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101924900B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102740061B (en) * | 2012-06-14 | 2014-07-16 | 北京蛙视通信技术有限责任公司 | High-definition optical transceiver and multimedia video digital signal processing method |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0463790A2 (en) * | 1990-06-29 | 1992-01-02 | SONY ELECTRONICS INC. (a Delaware corporation) | Video synchronisation signal generation |
| EP0942606A2 (en) * | 1998-03-13 | 1999-09-15 | Sarnoff Corporation | Synchronization system and method |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100326289B1 (en) * | 1999-07-29 | 2002-03-08 | 윤종용 | Video signal output apparatus synchronized with the external system output |
-
2010
- 2010-06-26 CN CN201010210678.4A patent/CN101924900B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0463790A2 (en) * | 1990-06-29 | 1992-01-02 | SONY ELECTRONICS INC. (a Delaware corporation) | Video synchronisation signal generation |
| EP0942606A2 (en) * | 1998-03-13 | 1999-09-15 | Sarnoff Corporation | Synchronization system and method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101924900A (en) | 2010-12-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101867430B (en) | Multiplexing/demultiplexing structure for serial data transmission of low power consumption | |
| CN101944331A (en) | TV set and backlight control circuit thereof | |
| CN103813107A (en) | Multichannel high-definition video overlapping method based on FPGA (field programmable gata array) | |
| CN104394349A (en) | Warm backup multi-format switching system and method for video conference | |
| CN204206329U (en) | A kind of multi-format Hot Spare switched system for video conference | |
| CN203788393U (en) | Multipath expansion circuit and device based on HDMI signals and display system | |
| CN101924900B (en) | Synchronous clock distribution system supporting high/standard definition simulcast | |
| CN204350147U (en) | Mixed video control device and display device | |
| CN101964920B (en) | Method for compatibility with various 3D play modes on 3D television | |
| CN103841338A (en) | Hybrid matrix switcher | |
| CN203801010U (en) | Mixed matrix switcher | |
| CN108616674A (en) | Two-way video-signal timing sequence generating circuit structure with outer synchronizing function | |
| CN209419721U (en) | A kind of common source grouping output splicing device | |
| CN104918024B (en) | Crosspoint matrix systems and its data processing method | |
| CN202711245U (en) | Signal switching device based on peripheral component interconnect express (PCI-E) bus | |
| CN201332460Y (en) | High-definition multifunctional broadcasting machine | |
| CN203387601U (en) | Plug-in type high definition hybrid matrix device with central control function | |
| CN205754598U (en) | High definition mixed insertion matrix switcher | |
| CN218183416U (en) | TYPE-C interface changes multiple video signal interface converter | |
| CN202205442U (en) | Multi-picture liquid crystal display control circuit | |
| CN102970492A (en) | Broadcast-level multiple-input-format high-rate matrix | |
| CN211015493U (en) | Switching or distributor for converting USB-C interface into HDMI interface | |
| CN202772993U (en) | Device for fast loading characters in character superimposition | |
| CN103577372A (en) | Method for achieving multiplexing of I/O pins in FPGA on basis of D latch | |
| US11424846B1 (en) | Recursive serializers and deserializers |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20160325 Address after: Hi Tech Park Kehai street Dalian city Liaoning province 116023 No. 3 office building A block 3 layer Patentee after: DALIAN JIECHENG TECHNOLOGY CO., LTD. Address before: Hi Tech Park Kehai street Dalian city Liaoning province 116023 No. 3 Patentee before: Dalian GigaTec Electronics Co., Ltd. |