CN101917185B - D latch and 50% duty ratio tri-frequency divider using D-latch - Google Patents
D latch and 50% duty ratio tri-frequency divider using D-latch Download PDFInfo
- Publication number
- CN101917185B CN101917185B CN2010101891217A CN201010189121A CN101917185B CN 101917185 B CN101917185 B CN 101917185B CN 2010101891217 A CN2010101891217 A CN 2010101891217A CN 201010189121 A CN201010189121 A CN 201010189121A CN 101917185 B CN101917185 B CN 101917185B
- Authority
- CN
- China
- Prior art keywords
- latch
- module
- level
- input
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Manipulation Of Pulses (AREA)
Abstract
The invention discloses a D latch and a 50% duty ratio tri-frequency divider using the D latch. The D latch controls the polarity of clock trigger by a phase switching control module and controls a data input and output module to output data signals or controls a data latching module to latch and output data signals. By the invention, both the raising edge and the falling edge of a clock can trigger the D latch; the D latches are connected to form a tri-frequency divider for outputting tri-frequency division signals having 50% duty ratio.
Description
Technical field
The present invention relates to electronic technology field, particularly relate to a kind of D-latch and 50% duty ratio tri-frequency divider of using this D-latch.
Background technology
Latch is a kind of storage unit circuit of paired pulses level-sensitive, they can be under the effect of specific input pulse level the change state.Latch is not when latch data, and the signal of output changes with input signal, and is the same through a buffer with regard to image signal, does the time spent in case latch signal rises to latch, and then data are lockable, and input signal is inoperative.Latch, temporary signal exactly to keep certain level state.
In traditional D-latch, the rising edge of input clock signal or trailing edge can trigger it, can't realize that rising edge of clock signal and trailing edge all can trigger it.In the application of some circuit, for example the odd number of 50% duty ratio time frequency dividing circuit all can trigger rising edge that inevitably requires input clock signal and trailing edge to it, with the odd number time frequency division requirement that realizes 50% duty ratio.
Summary of the invention
For solving the problems of the technologies described above; The embodiment of the invention provides a kind of D-latch and 50% duty ratio tri-frequency divider of using this D-latch; Realizing that rising edge clock and trailing edge all can be to the purposes of D-latch triggering, and the tri-frequency divider of 50% duty ratio is provided, technical scheme is following:
A kind of D-latch comprises:
The reference voltage conversion and the electric current supply module that link to each other with reference voltage input terminal; Said reference voltage input signal provides circuit required electric current through reference voltage conversion and electric current supply module;
The level switch module that links to each other with phase place switching controls input; Said reference voltage conversion is connected with said level switch module with the electric current supply module;
The phase switching module that is connected with said level switch module; Phase place switching controls input signal converts suitable level to, the control phase handover module through behind the said level switch module;
Through the clock input module that said reference voltage is changed and the electric current supply module links to each other with the differential clock signal input; Said clock input module is connected with said phase switching module; The polarity that said phase switching module decision clock triggers;
Data input/output module that is connected with said phase switching module respectively and data latching module; Said data input/output module is connected with the differential data signals input; Said phase switching module control data input/output module output clock triggers pairing data-signal constantly, and perhaps control data latch module latch clock triggers pairing data-signal of last clock and output.
Preferably, said level switch module comprises: the first level conversion submodule and the second level conversion submodule;
Said phase place switching controls input signal is controlled the first level conversion submodule and the second level conversion submodule, realizes level conversion.
Preferably, said phase switching module comprises: the first phase place switching submodule, the second phase place switching submodule, third phase position switching submodule and the 4th phase place switching submodule;
The said first phase place switching submodule is connected with the said first level conversion submodule respectively with the second phase place switching submodule; Said first level conversion submodule control determines the polarity that clock triggers by the said first phase place switching submodule and the second phase place switching submodule;
Said third phase position switching submodule is connected with the said second level conversion submodule respectively with the 4th phase place switching submodule; Said second level conversion submodule control determines the polarity that clock triggers by said third phase position switching submodule and the 4th phase place switching submodule;
The said first phase place switching submodule is connected with said data input/output module respectively with the second phase place switching submodule;
Said third phase position switching submodule is connected with said data latching module respectively with the 4th phase place switching submodule.
Preferably, said clock input module comprises: first clock input submodule and second clock input submodule;
Said first clock input submodule is connected with the 4th phase place switching submodule with the said first phase place switching submodule respectively;
Said second clock input submodule is connected with third phase position switching submodule with the said second phase place switching submodule respectively;
Said differential clocks input signal is controlled first clock input submodule and second clock input submodule, accomplishes clock signal input and current offset.
A kind of tri-frequency divider of 50% duty ratio comprises three D-latchs as claimed in claim 1, is respectively first order D-latch, second level D-latch and third level D-latch;
The differential clocks input signal of said first order D-latch, second level D-latch and third level D-latch is a homophase;
Said first order D-latch, second level D-latch and the reference voltage input terminal of third level D-latch are connected;
The difference output end of said first order D-latch (z1p, z1n) is connected together with the differential data input (d2p, d2n) of said second level D-latch, and is connected with differential phase switching controls input (phi3p, the phi3n) anti-phase of said third level D-latch;
The difference output end of said second level D-latch (z2p, z2n) is connected together with the differential data input (d3p, d3n) of said third level D-latch, and is connected together with the differential phase switching controls input (phi1p, phi1n) of said first order D-latch;
The difference output end of said third level D-latch (z3p, z3n) is connected with differential data input (d1p, the d1n) anti-phase of said first order D-latch, and is connected with differential phase switching controls input (phi2p, the phi2n) anti-phase of said second level D-latch;
Said first order D-latch, second level D-latch and third level D-latch, it is opposite that the clock of two D-latchs of adjacent connection triggers polarity;
The clock of this D-latch of differential phase switching controls input signal control of said D-latch triggers polarity.
Through using above technical scheme, by the polarity of phase place switching controls module controls decision clock triggering, and control is by data input/output module outputting data signals, perhaps by control data latch module latch data signal and output.D-latch provided by the invention has realized that rising edge clock and trailing edge all can trigger it, and utilizes D-latch provided by the invention to connect to form tri-frequency divider, exports the three frequency division signal of 50% duty ratio.
Description of drawings
In order to be illustrated more clearly in the embodiment of the invention or technical scheme of the prior art; To do simple the introduction to the accompanying drawing of required use in embodiment or the description of the Prior Art below; Obviously, the accompanying drawing in describing below only is some embodiments of the present invention, for those of ordinary skills; Under the prerequisite of not paying creative work property, can also obtain other accompanying drawing according to these accompanying drawings.
The structural representation of the D-latch that Fig. 1 is provided for the embodiment of the invention one;
The structural representation of the D-latch that Fig. 2 is provided for the embodiment of the invention two;
The circuit diagram of the D-latch that Fig. 3 is provided for the embodiment of the invention two;
The structural representation of 50% duty ratio tri-frequency divider that Fig. 4 is provided for the embodiment of the invention three;
The clock input of the tri-frequency divider that Fig. 5 is provided for the embodiment of the invention three and the oscillogram of output.
Embodiment
To combine the accompanying drawing in the embodiment of the invention below, the technical scheme in the embodiment of the invention is carried out clear, intactly description, obviously, described embodiment only is the present invention's part embodiment, rather than whole embodiment.Based on the embodiment among the present invention, those of ordinary skills are not making the every other embodiment that is obtained under the creative work prerequisite, all belong to the scope of the present invention's protection.
Embodiment one:
The structural representation of the D-latch that Fig. 1 provides for the embodiment of the invention one.
The reference voltage conversion links to each other with reference voltage input terminal with electric current supply module 101; The reference voltage input signal is through reference voltage conversion and electric current supply module 101; Provide circuit required electric current, level switch module 102 is connected with phase place switching controls input, and the reference voltage conversion is connected with said level switch module 102 with electric current supply module 101; Phase switching module 103 is connected with level switch module 102; Phase place switching controls input signal converts suitable level to, control phase handover module 103 through behind the level switch module; The differential clocks input is connected with clock input module 104; Clock input module 104 is connected with phase switching module 103 with electric current supply module 101 with the reference voltage conversion respectively, and the differential clocks input signal is behind oversampling clock input module 104, by the polarity of phase switching module 103 control decision clocks triggerings; Data input/output module 105 is connected with phase switching module 103 respectively with data latching module 106; The differential data input is connected with data input/output module 105, and phase switching module 103 control data input/output modules 105 output clocks trigger pairing data-signal constantly, and perhaps control data latch module 106 latch clocks trigger corresponding data-signal of last clock and output.
The D-latch that the embodiment of the invention one provides; By phase place switching controls input signal through behind the level switch module, the differential clocks input signal behind the oversampling clock input module, common control phase handover module; The polarity that phase switching module control decision clock triggers; Realize that rising edge triggers or trailing edge triggers, and control data input/output module outputting data signals, perhaps control data latch module latch data signal and output.
Embodiment two:
Referring to Fig. 2, the structural representation of the D-latch that provides for the embodiment of the invention two.
The concrete implementation of the D-latch that provides in the face of the embodiment of the invention two down describes, and referring to Fig. 3, is the circuit diagram of D-latch.A power supply Vdd is arranged, a ground Vss, two clock difference input clkp and clkn, two data difference input d1p and d1n, two phase place switching controls input phip and phin, a Voltage Reference input vref, two difference output z1p, z1n in the circuit.Each device annexation of circuit is following: the base stage of transistor Q1 links to each other with the emitter of transistor Q9, the collector electrode of Q11 and the base stage of Q4 respectively; The emitter of transistor Q1 links to each other with the collector electrode of transistor Q13 and the emitter of Q2 respectively, and the collector electrode of transistor Q1 links to each other with the emitter of transistor Q5, the emitter of Q6 and the collector electrode of Q3 respectively.The base stage of transistor Q2 links to each other with the emitter of transistor Q10, the collector electrode of Q12 and the base stage of Q3 respectively, and the collector electrode of transistor Q2 links to each other with the emitter of transistor Q7, the emitter of Q8 and the collector electrode of Q4 respectively.The emitter of transistor Q3 links to each other with the emitter of transistor Q4 and the collector electrode of Q14.The base stage of transistor Q5 links to each other with differential data input d1p, and the collector electrode of transistor Q5 links to each other with output z1n with the collector electrode of transistor Q7, the base stage of Q8, the negative pole of resistance R 1 respectively.The base stage of transistor Q6 links to each other with differential data input d1n, and the collector electrode of transistor Q6 links to each other with output z1p with the base stage of transistor Q7, the collector electrode of Q8, the negative pole of resistance R 2 respectively.The base stage of transistor Q9 links to each other with phase place switching controls input phip, and the collector electrode of transistor Q9 links to each other with power supply Vdd.The base stage of transistor Q10 links to each other with phase place switching controls input phin, and collector electrode links to each other with power supply Vdd.The base stage of transistor Q11 links to each other with the negative pole of resistance R 3, and emitter links to each other with the positive pole of resistance R 7.The base stage of transistor Q12 links to each other with the negative pole of resistance R 4, and emitter links to each other with the positive pole of resistance R 8.The base stage of transistor Q13 links to each other with the negative pole of capacitor C 1 and the negative pole of resistance R 5 respectively, and the emitter of transistor Q13 links to each other with the positive pole of resistance R 9.The base stage of transistor Q14 links to each other with the negative pole of capacitor C 2 and the negative pole of resistance R 6 respectively, and emitter links to each other with the positive pole of resistance R 10.Power supply Vdd links to each other with the positive pole of resistance R 1 and the positive pole of R2 respectively.Voltage Reference input vref links to each other with the positive pole of resistance R 3, the positive pole of R4, the positive pole of R5 and the positive pole of R6 respectively.Differential clocks input clkp links to each other with the positive pole of capacitor C 1.Differential clocks input clkn links to each other with the positive pole of capacitor C 2.Ground Vss links to each other with the negative pole of resistance R 7, the negative pole of R8, the negative pole of R9 and the negative pole of R10 respectively.
The connecting line that connecting line is marked with like-identified among Fig. 3 is represented to be connected, that is: the connecting line that indicates phiefp jointly is connected, and the connecting line that indicates phiefn jointly is connected.
Operation principle to above-mentioned D-latch further specifies:
D1p is a low level when the differential data input, and d1n is a high level; Phase place switching controls input phip is a low level, and phin is a high level; Differential clocks input clkp is a low level, and clkn is a high level.Transistor Q14, Q3 and Q6 conducting at this moment, then difference output z1p is a low level, z1n is a high level.
D1p is a low level when the differential data input, and d1n is a high level; Phase place switching controls input phip is a low level, and phin is a high level; Differential clocks input clkp is a high level, and clkn is a low level.This moment transistor Q13 and transistor Q2 conducting; The emission of transistor Q7 and transistor Q8 is low level very; This moment is if difference output z1p is a high level; The difference output z1n of corresponding next state is a low level, if difference output z1n is a high level, the difference output z1p of corresponding next state is a low level.Therefore the output of difference output z1p and z1n is to keep, and the data that just latch last clock cycle correspondence are constant.
Concrete visible table 1 is similar to the explanation that the 1st row and the 2nd is gone in the above-mentioned his-and-hers watches 1, and table 1 has been listed other state about D-latch input and output, no longer specifies here, and low level is represented in " 0 " in the table 1, and high level is represented in " 1 ":
The input and the output state conversion table of table 1D latch
| d1p/d1n | phip/phin | clkp/clkn | z1p/z1n |
| 0/1 | 0/1 | 0/1 | 0/1 |
| 0/1 | 0/1 | 1/0 | Maintenance/maintenance |
| 0/1 | 1/0 | 0/1 | Maintenance/maintenance |
| 0/1 | 1/0 | 1/0 | 0/1 |
| 1/0 | 0/1 | 0/1 | 1/0 |
| 1/0 | 0/1 | 1/0 | Maintenance/ |
| 1/0 | 1/0 | 0/1 | Maintenance/ |
| 1/0 | 1/0 | 1/0 | 1/0 |
The state exchange of the input and output of D-latch can be found out from table 1, and clkp is 0 in the 1st row, i.e. the trailing edge of input clock, and output z1p saltus step is 0; Clkp is 1 in the 4th row, i.e. the rising edge of input clock, and output z1p saltus step is 0.Thereby can explain that the rising edge of the input clock of the D-latch that the embodiment of the invention provides or trailing edge all can trigger it.
Embodiment three:
Referring to Fig. 4, the tri-frequency divider of 50% duty ratio that the embodiment of the invention three provides comprises the D-latch that three the foregoing descriptions provide, and is respectively first order D-latch I1, second level D-latch I2 and third level D-latch I3.
The differential clocks input signal of first order D-latch I1, second level D-latch I2 and third level D-latch I3 is a homophase, and first order D-latch I1, second level D-latch I2 and the reference voltage input terminal vref of third level D-latch I3 are connected.Difference output end z1p, the z1n of first order D-latch I1, with the differential data input d2p of second level D-latch I2 and d2n with being connected, and with the differential phase switching controls input phi3p of the third level D-latch I3 anti-phase is connected with phi3n; Difference output end z2p and the z2n of second level D-latch I2 are connected together with d3n with the differential data input d3p of third level D-latch I3, and are connected together with phi1n with the differential phase switching controls input phi1p of first order D-latch I1; Difference output end z3p and the z3n of third level D-latch I3, anti-phase is connected with d1n with the differential data input d1p of first order D-latch I1, and anti-phase is connected with phi2n with the differential phase switching controls input phi2p of second level D-latch I2.
The connecting line that connecting line is marked with like-identified among Fig. 4 is represented to be connected, that is: the connecting line that indicates q1p, q1n respectively jointly is connected respectively, the difference output of expression first order D-latch I1; The connecting line that indicates q2p, q2n respectively jointly is connected respectively, the difference output of expression second level D-latch I2; The connecting line that indicates q3p, q3n respectively jointly is connected respectively, the difference output of expression third level D-latch I3.
Referring to Fig. 5, the oscillogram of clock input with the output of three 50% duty ratio tri-frequency divider is provided for the embodiment of the invention, how to obtain below in conjunction with the 50% duty ratio three frequency division signal of the output q1p of table 1 explanation first order D-latch I1.Need to prove: the state transition graph of table 1 has 2 to keep the output of 0 states, and 2 keep the output of 1 states, and 2 saltus steps are that 0 output and two saltus steps are 1 output.In the tri-frequency divider of correspondence for the connected mode of Fig. 4; The state exchange output of first order D-latch I1 and third level D-latch I3 is the same; In the correspondence table 1 the 2nd, 3,4,5,6 and 7 row, the 1st, 2,3,6,7 and 8 row in the state exchange output correspondence table 1 of first order D-latch I2.
When the difference output q2p of second level D-latch I2 is a low level; When the difference output q3p of third level D-latch I3 is low level; The differential data input d1p of first order D-latch I1 is that high level and phase place switching controls input phi1p are low level; If descend clock along triggering this moment; 1 the 5th row of tabling look-up, it is 1 that the difference of first order D-latch I1 output q1p answers saltus step, this just in time with Fig. 5 in clock CLK1 trailing edge clock trigger before difference output q2p and q3p state and trigger the back difference to export the state of q1p corresponding; If rise clock along triggering this moment; Table look-up 1 the 6th the row; The output q1p of first order D-latch I1 should remain 1, this just in time with Fig. 5 in clock CLK2 trailing edge clock trigger before difference output q2p and q3p state and trigger the back difference to export the state of q1p corresponding.
When the difference output q2p of second level D-latch I2 is a high level; When the difference output q3p of third level D-latch I3 is low level; The differential data input d1p of first order D-latch I1 is that high level and phase place switching controls input phi1p are high level; If descend clock along triggering this moment, 1 the 7th row of tabling look-up, the difference output q1 of first order D-latch I1 should remain 1.This just in time with Fig. 5 in clock CLK3 trailing edge clock trigger before the state of difference output q2p and q3p, and the state correspondence that triggers back difference output q1p.
When the difference output q2p of I2 is a high level; When the difference output q3p of I3 was high level, the differential data input d1p of I1 was that low level and phase place switching controls input phi1p are high level, if rise clock along triggering this moment; Table look-up 1 the 4th the row; It is 0 that the difference of I1 output q1p answers saltus step, this just in time with Fig. 5 in clock CLK4 trailing edge clock trigger before the state of difference output q2p and q3p, and the state correspondence that triggers back difference output q1p; If descend clock along triggering this moment, 1 the 3rd row of tabling look-up, the output q1p of I1 should remain 0.This just in time with Fig. 5 in clock CLK5 trailing edge clock trigger before the state of difference output q2p and q3p, and the state correspondence that triggers back difference output q1p.
When the difference output q2p of I2 is a low level; When the difference output q3p of I3 was high level, the differential data input d1p of I1 was that low level and phase place switching controls input phi1p are low level, if rise clock along triggering this moment; 1 the 2nd row of tabling look-up, the difference of I1 output q1p should remain 0.This just in time with Fig. 5 in clock CLK6 trailing edge clock trigger before the state of difference output q2p and q3p, and the state correspondence that triggers back difference output q1p.
The difference that in like manner can obtain second level D-latch I2 is exported the 50% duty ratio three frequency division signal of the difference output q3p of q2p and third level D-latch I3.The difference output q3n of the difference output q1n of same first order D-latch I1, the difference output q2n of second level D-latch I2 and third level D-latch I3 also is 50% duty ratio three frequency division signal.
Can find out that the output of first order D-latch I1, second level D-latch I2 and third level D-latch I3 is the three frequency division of input clock, and duty ratio is 50%.When the rising edge of one of them D-latch at clock triggers; Level D-latch in back triggers at the trailing edge of clock so; This is to be switched by the phase place of every grade of D-latch among Fig. 4 to import and back grade data output, the polarity decision of data output and back grade data input annexation.
In several embodiment that the application provided, should be understood that the method that is disclosed not surpassing in the application's the spirit and scope, can realize through other mode.Current embodiment is a kind of exemplary example, should be as restriction, and given particular content should in no way limit the application's purpose.For example, the division of said unit or subelement only is that a kind of logic function is divided, and during actual the realization other dividing mode can be arranged, and for example a plurality of unit or a plurality of subelement combine.In addition, a plurality of unit can or assembly can combine or can be integrated into another system, or some characteristics can ignore, or do not carry out.
In addition, the sketch map of the different embodiment of institute's tracing device, in the scope that does not exceed the application, can be integrated with other system or module.Another point, the coupling each other that shows or discuss or directly coupling or communication to connect can be through some interfaces, the INDIRECT COUPLING of device or unit or communication connect, and can be electrically, machinery or other form.
The above only is an embodiment of the present invention; Should be pointed out that for those skilled in the art, under the prerequisite that does not break away from the principle of the invention; Can also make some improvement and retouching, these improvement and retouching also should be regarded as protection scope of the present invention.
Claims (2)
1. a D-latch is characterized in that, comprising:
The reference voltage conversion and the electric current supply module that link to each other with reference voltage input terminal; Said reference voltage input signal provides circuit required electric current through reference voltage conversion and electric current supply module;
The level switch module that links to each other with phase place switching controls input; Said reference voltage conversion is connected with said level switch module with the electric current supply module;
The phase switching module that is connected with said level switch module; Phase place switching controls input signal converts suitable level to, the control phase handover module through behind the said level switch module;
Through the clock input module that said reference voltage is changed and the electric current supply module links to each other with the differential clock signal input; Said clock input module is connected with said phase switching module; The polarity that said phase switching module decision clock triggers;
Data input/output module that is connected with said phase switching module respectively and data latching module; Said data input/output module is connected with the differential data signals input; Said phase switching module control data input/output module output clock triggers pairing data-signal constantly, and perhaps control data latch module latch clock triggers pairing data-signal of last clock and output;
Wherein, said level switch module comprises the first transistor and transistor seconds, and said phase switching module comprises the 3rd transistor, the 4th transistor, the 5th transistor and the 6th transistor;
The base stage of said the first transistor links to each other with phase place switching controls input respectively with the base stage of transistor seconds; The emitter of said the first transistor links to each other with the electric current supply module with the reference voltage conversion respectively with the emitter of transistor seconds; The emitter of said the first transistor links to each other with the 6th transistorized base stage with the 3rd transistorized base stage respectively; The emitter of said transistor seconds links to each other with the 5th transistorized base stage with the said the 4th transistorized base stage respectively; The collector electrode of said the first transistor links to each other with power supply respectively with the collector electrode of transistor seconds;
The said the 3rd transistorized emitter links to each other with said clock input module with after the 4th transistorized emitter links to each other; The said the 5th transistorized emitter links to each other with said clock input module with after the 6th transistorized emitter links to each other; The said the 3rd transistorized collector electrode links to each other with said data input/output module with after the said the 5th transistorized collector electrode links to each other; The said the 4th transistorized collector electrode links to each other with said data latching module with after the said the 6th transistorized collector electrode links to each other; Said the 4th transistor links to each other with the 5th transistorized base stage.
2. the tri-frequency divider of a duty ratio is characterized in that, comprises three D-latchs as claimed in claim 1, is respectively first order D-latch, second level D-latch and third level D-latch;
The differential clocks input signal of said first order D-latch, second level D-latch and third level D-latch is a homophase;
Said first order D-latch, second level D-latch and the reference voltage input terminal of third level D-latch are connected;
The difference output end of said first order D-latch (z1p, z1n) is connected together with the differential data input (d2p, d2n) of said second level D-latch, and is connected with differential phase switching controls input (phi3p, the phi3n) anti-phase of said third level D-latch;
The difference output end of said second level D-latch (z2p, z2n) is connected together with the differential data input (d3p, d3n) of said third level D-latch, and is connected together with the differential phase switching controls input (phi1p, phi1n) of said first order D-latch;
The difference output end of said third level D-latch (z3p, z3n) is connected with differential data input (d1p, the d1n) anti-phase of said first order D-latch, and is connected with differential phase switching controls input (phi2p, the phi2n) anti-phase of said second level D-latch;
Said first order D-latch, second level D-latch and third level D-latch, it is opposite that the clock of two D-latchs of adjacent connection triggers polarity;
The clock of this D-latch of differential phase switching controls input signal control of said D-latch triggers polarity.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010101891217A CN101917185B (en) | 2010-06-02 | 2010-06-02 | D latch and 50% duty ratio tri-frequency divider using D-latch |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010101891217A CN101917185B (en) | 2010-06-02 | 2010-06-02 | D latch and 50% duty ratio tri-frequency divider using D-latch |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101917185A CN101917185A (en) | 2010-12-15 |
| CN101917185B true CN101917185B (en) | 2012-05-09 |
Family
ID=43324600
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010101891217A Expired - Fee Related CN101917185B (en) | 2010-06-02 | 2010-06-02 | D latch and 50% duty ratio tri-frequency divider using D-latch |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101917185B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6438023B1 (en) * | 2000-08-31 | 2002-08-20 | Micron Technology, Inc. | Double-edged clocked storage device and method |
| CN1981441A (en) * | 2004-04-02 | 2007-06-13 | 卡本研究有限公司 | Phase frequency detector with anovel D flip flop |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003243970A (en) * | 2002-02-15 | 2003-08-29 | Matsushita Electric Ind Co Ltd | Double edge trigger type flip-flop circuit |
| US20070013424A1 (en) * | 2005-07-18 | 2007-01-18 | Padaparambil Muralikumar A | Differential dual-edge triggered multiplexer flip-flop and method |
-
2010
- 2010-06-02 CN CN2010101891217A patent/CN101917185B/en not_active Expired - Fee Related
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6438023B1 (en) * | 2000-08-31 | 2002-08-20 | Micron Technology, Inc. | Double-edged clocked storage device and method |
| CN1981441A (en) * | 2004-04-02 | 2007-06-13 | 卡本研究有限公司 | Phase frequency detector with anovel D flip flop |
Non-Patent Citations (1)
| Title |
|---|
| JP特开2003-243970A 2003.08.29 |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101917185A (en) | 2010-12-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105118414B (en) | Shift register and its driving method, gate driving circuit, display device | |
| CN106601177B (en) | Shift register and its driving method, driving circuit and display device | |
| CN105427793A (en) | Voltage control circuit and method, grid driving circuit, and display apparatus | |
| TW201902097A (en) | Charge pump unit and charge pump circuit | |
| CN103366660B (en) | Display panel and charge sharing method thereof | |
| CN109217850B (en) | A kind of digital control single-stage multi-clock phase interpolator of stable duty ratio | |
| CN102324922A (en) | Low voltage difference signal drive circuit and digital signal conveyer | |
| CN103208980B (en) | A kind of window voltage comparison means | |
| CN103684943A (en) | Bus system with power supply transmission and data communication functions | |
| CN102903321B (en) | Display device and shift buffer circuit thereof | |
| US9704451B1 (en) | Shift register cell, shift register, gate driving circuit and display device | |
| CN203673803U (en) | Signal source switching circuit for liquid crystal module testing, and liquid crystal module test tool | |
| CN101917185B (en) | D latch and 50% duty ratio tri-frequency divider using D-latch | |
| CN104064136A (en) | Grid driving circuit and shift register thereof | |
| CN103944554A (en) | Level switching circuit and digital-to-analog converter | |
| JPS5847092B2 (en) | logic circuit | |
| CN202903965U (en) | Sound break detection circuit for D-class power amplifier chip | |
| CN208128214U (en) | multi-mode POR circuit for FPGA | |
| CN106330176B (en) | Latch and frequency divider | |
| CN102062962B (en) | Grid electrode drive circuit | |
| CN208623548U (en) | A kind of charge pump circuit | |
| CN104281244A (en) | Time-delay device and time-delay circuits | |
| CN103337963A (en) | Duty ratio separate-combine type isolation driving circuit for transformers | |
| CN108347244A (en) | Multi-mode POR circuit for FPGA | |
| CN207114748U (en) | A kind of narrow spaces high-frequency modulator |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120509 Termination date: 20210602 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |