CN101882208B - Bar code decoding chip and bar code decoding device based on virtual interface - Google Patents

Bar code decoding chip and bar code decoding device based on virtual interface Download PDF

Info

Publication number
CN101882208B
CN101882208B CN201010188977A CN201010188977A CN101882208B CN 101882208 B CN101882208 B CN 101882208B CN 201010188977 A CN201010188977 A CN 201010188977A CN 201010188977 A CN201010188977 A CN 201010188977A CN 101882208 B CN101882208 B CN 101882208B
Authority
CN
China
Prior art keywords
bar code
data
code decoding
memory
nand flash
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201010188977A
Other languages
Chinese (zh)
Other versions
CN101882208A (en
Inventor
蔡强
林建华
张义锦
陈永长
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
New Continent Digital Technology Co., Ltd.
Original Assignee
Fujian Newland Computer Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujian Newland Computer Co Ltd filed Critical Fujian Newland Computer Co Ltd
Priority to CN201010188977A priority Critical patent/CN101882208B/en
Publication of CN101882208A publication Critical patent/CN101882208A/en
Priority to EP11168064A priority patent/EP2393034A3/en
Priority to US13/149,848 priority patent/US20110290884A1/en
Application granted granted Critical
Publication of CN101882208B publication Critical patent/CN101882208B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Image Processing (AREA)
  • Compression Of Band Width Or Redundancy In Fax (AREA)

Abstract

The invention provides a bar code decoding chip and a bar code decoding device based on a virtual interface. The bar code decoding chip comprises a data storage, a register group, a bar code decoding pipeline, a master control logic module and a virtual NAND flash memory bus interface, wherein the data storage is used for storing bar code images; the register group comprises a command register and a data register; the command register is used for temporarily storing commands; the data register is used for temporarily storing data; the bar code decoding pipeline is used for processing the bar code images; the master control logic module acquires a processing command from the command register and transmits the bar code images stored in the data storage to the bar code decoding pipeline according to the processing command for decoding; and the virtual NAND flash memory bus interface is electrically connected with the register group and is used for transmitting data meeting NAND flash memory interface standards. By the settings, the invention provides the bar code decoding chip and the bar code decoding device based on the virtual interface, and thereby, the miniaturization, the portability and the plug and play function of bar code decoding equipment are realized.

Description

A kind of bar code decoding chip and bar-code decoder based on virtual interface
[technical field]
The invention belongs to the barcode technology field, especially, relate to a kind of bar code decoding chip and bar-code decoder based on virtual interface.
[background technology]
Barcode technology is an emerging technology that integrates coding, printing, identification, data acquisition and processing (DAP) that on computer technology and infotech basis, grows up.Barcode technology is because its identification is quick, accurate, reliable and low cost and other advantages; Be widely used in fields such as commerce, taking care of books, storage, post and telecommunications, traffic and Industry Control, and certainly will in " Internet of Things " that rise gradually used, bring into play great function.
The bar code that is widely used at present comprises bar code and two-dimensional bar code.Bar code is claimed linear bar code again, is made up of a plurality of " bars " that are arranged in parallel and " sky " unit, and bar code information leans on bar and empty different in width and position to express.Bar code is not then expressed any information just in a direction (generally being horizontal direction) expressing information in vertical direction, so information capacity and space availability ratio are lower, and after bar code is damaged, promptly can't discern.
Two-dimensional bar code is made up of the chequered with black and white particular geometric figure that on two-dimensional directional, distributes according to certain rules, its can be on two-dimensional directional expressing information, so information capacity and space availability ratio are higher, and have certain verifying function.Two-dimensional bar code can be divided into stack two-dimensional bar code and matrix two-dimensional barcode.The stack two-dimensional bar code is that the bar code by the multirow cutting back piles up and forms, and representational stack two-dimensional bar code comprises PDF417, Code 49, Code 16K etc.Matrix two-dimensional barcode is made up of black, the white module that is distributed in by pre-defined rule in the matrix, and representational matrix two-dimensional barcode comprises Codeone, Aztec, Data Matrix, OR sign indicating number etc.
It generally is to utilize the mode of software decode to realize that existing bar code decoding is handled, and need in processor, write a series of software programs of realizing decoding algorithm, and software program is reversed engineering easily and cracks; Carry out decoding processing because single processor can only be directed against a kind of barcode standard of particular type simultaneously, so decoding speed is slower, can not handle the bar code of multiple Format Type; Moreover owing to realize that the software algorithm of bar code decoding is comparatively complicated, generally speaking the processor that is therefore adopted is high-end processor (like 32 bit processors), because high-end processor price is comparatively expensive, therefore causes cost to raise.
In addition, existing bar code decoding equipment needs special bar code decoding processor and treatment circuit could realize decoding function, and equipment volume is bigger, and versatility is poor.Existing portable electric appts need be made amendment to inner structure and handling procedure could integrated existing bar code decoding equipment; The manufacturing cost and the use cost of portable electric appts have been increased; And common portable electric appts is difficult under the situation of not carrying out scrap build realizing the bar code decoding function that this has limited the application of barcode technology.
Therefore,, need a kind of bar code decoding scheme that provides badly, to realize miniaturization, portability and the plug-and-play feature of bar code decoding equipment to the above deficiency that prior art exists.
[summary of the invention]
Comparatively huge in order to overcome existing bar code decoding equipment volume, portability is not strong, can't realize plug and play, the invention provides a kind of bar code decoding chip based on virtual interface, to overcome the problems referred to above.
The present invention provides a kind of bar code decoding chip based on virtual interface, comprising: data-carrier store is used to store bar code image; Registers group comprises command register and data register, and command register is used for temporary order, and data register is used for temporal data; Bar code decoding pipeline is used to handle bar code image; The master control logic module is obtained processing command from command register, according to processing command the bar code image of storing in the data-carrier store is transferred to bar code decoding pipeline and decodes; Virtual nand flash memory EBI is electrically connected with registers group, is used to transmit the data that meet the nand flash memory interface standard.
According to a preferred embodiment of the present invention; Bar code decoding chip further comprises config memory; Config memory is electrically connected with registers group; The computing parameter and the data of tabling look-up when being used to store bar code decoding pipeline work, bar code decoding pipeline is obtained the computing parameter and the data of tabling look-up through master control logic module and registers group from config memory.
According to a preferred embodiment of the present invention, bar code decoding chip further comprises config memory, and config memory is arranged on bar code decoding pipeline inside, the computing parameter and the data of tabling look-up when being used to store bar code decoding pipeline work.
According to a preferred embodiment of the present invention, bar code decoding chip comprises a plurality of bar code decoding pipeline that realized by hardware logic, and a plurality of bar code decoding pipeline are carried out parallel processing to bar code image.
According to a preferred embodiment of the present invention, virtual nand flash memory EBI comprises that basic input and output pin, command latch enable pin, address latch enable, sheet select pin, write enable and read enable.
The present invention further provides a kind of bar-code decoder that comprises bar code decoding chip, comprising: USB interface is used to input or output the data that meet the usb communication agreement; The flash data control module is used for virtual nand flash memory EBI is conducted interviews and inputoutput data; The USB controller; Be used for and be storage data input flash data control module 117 from the data-switching that meets the usb communication agreement of USB interface input; And will be the data that meet the usb communication agreement from the data-switching of flash data control module output, export via USB interface; Microprocessor is used to coordinate the duty of flash data control module and USB controller;
The present invention further provides a kind of bar-code decoder that comprises bar code decoding chip, comprising: memory card interface is used to input or output the data that meet storage card communication protocol; The flash data control module is used for virtual nand flash memory EBI is conducted interviews and inputoutput data; Memory card controller; Be used for and be storage data input flash data control module from the data-switching that meets storage card communication protocol of memory card interface input; And will be the data that meet storage card communication protocol from the data-switching of flash data control module output, export via memory card interface.
The present invention further provides a kind of bar-code decoder that comprises bar code decoding chip, comprising: memory controller is used for virtual nand flash memory EBI is conducted interviews and inputoutput data; Microprocessor is through the bar code decoding chip of memory controller visit based on virtual interface.
The present invention further provides a kind of bar-code decoder that comprises bar code decoding chip, comprising:
Microprocessor is electrically connected with virtual nand flash memory EBI, sees through the instruction set visit bar code decoding chip that carries.
The invention provides a kind of portable bar code decoding scheme; The user only needs through supporting the equipment that reads nand flash memory to import bar code image in the bar code decoding chip based on virtual interface; Just can obtain corresponding decoded result; Improved the bar code decoding portability of equipment, and the equipment that nand flash memory is read in existing support need not to make any change and can be used with bar code decoding equipment, the range of application that has increased bar code decoding equipment with use dirigibility; Simultaneously owing to adopted similar parallel hardware decoding process, thereby decoding speed is faster than existing software decoding speed.
[description of drawings]
Fig. 1 is that the circuit based on the bar code decoding chip of virtual interface and bar-code decoder according to first preferred embodiment of the invention connects block diagram.
Fig. 2 is that the circuit based on the bar code decoding chip of virtual interface and bar-code decoder according to second preferred embodiment of the invention connects block diagram.
Fig. 3 is that the circuit based on the bar code decoding chip of virtual interface and bar-code decoder according to third preferred embodiment of the invention connects block diagram.
Fig. 4 is that the circuit based on the bar code decoding chip of virtual interface and bar-code decoder according to four preferred embodiment of the invention connects block diagram.
[embodiment]
Relevant characteristic of the present invention and technology contents please refer to following detailed description and accompanying drawing, and accompanying drawing only provides reference and explanation, are not to be used for the present invention is limited.
Fig. 1 is that the circuit based on the bar code decoding chip of virtual interface and bar-code decoder according to first preferred embodiment of the invention connects block diagram.The disclosed bar code decoding chip based on virtual interface comprises virtual nand flash memory EBI 116, config memory 111, registers group 103, master control logic module 101, bar code decoding pipeline 102 and data-carrier store 104.
Wherein, Bar code decoding pipeline 102 comprises PDF417 bar code decoding pipeline, bar code decoded stream waterline and RSS (Reduced Space Symbology dwindles space code) bar code decoding pipeline; Dissimilar bar code decoding pipeline is used to handle the bar code image of different barcode standards, and it utilizes hardware logic to realize.
Data-carrier store 104 is used to store the bar code image that obtains from the bar code decoding chip outside, and its concrete RAM capable of using (random access memory RAS) realizes.
Master control logic module 101 can trigger particular event according to particular command; Can be through triggering switch (not shown) is set or obtains external command from virtual nand flash memory EBI 116 and choose required state of a control of being electrically connected with master control logic module 101; As obtaining bar code image, transmit it to bar code decoding pipeline 102 etc. from data-carrier store 104.Disclosed master control logic module 101 does not possess calculation function, but only triggers corresponding event according to certain condition, and concrete existing state machine capable of using is realized.
Virtual nand flash memory EBI 116 is connected with the bar code decoding chip circuit external and carries out communication, meets the data of nand flash memory interface standard with transmission.External circuit is through virtual nand flash memory EBI 116 input commands and bar code image.
Be provided with registers group 103 between virtual nand flash memory EBI 116 and the master control logic module 101; Registers group 103 comprises a series of self-defining registers, comprises status register, data register and command register etc., and status register is used to show the duty of master control logic module 101; Data register is used for temporal data; Command register is used for temporary order, and master control logic module 101 can be from the data register reading of data, from the order register read command; And make specific action according to particular command, comprising order from virtual nand flash memory EBI 116 inputs.Registers group 103 is isolated bar code decoding pipeline 102 and external circuit with master control logic module 101, after can making things convenient for bar code decoding pipeline 102 is upgraded (as increasing the more bar code decoding pipeline that can handle the extended formatting type).
In addition; Config memory 111 is electrically connected with registers group 103; The computing parameter when being used to store bar code decoding pipeline 102 work and the data of tabling look-up (like the required code table of decoding computing), bar code decoding pipeline 102 can be obtained above data from config memory 111 through master control logic module 101 and registers group 103, and it must guarantee under the situation of outage not can obliterated data; Available existing EEPROM (Electrically Erasable Programmable Read-Only Memory; Realize that EEPROM) in some cases, config memory 111 can be set directly in the bar code decoding pipeline 102.
When bar code image inputs in the data register of registers group 103 through virtual nand flash memory EBI 116; Master control logic module 102 can be obtained bar code image from data register; And it is saved to data-carrier store 104; When master control logic module 102 when the command register of registers group 103 reads processing command; Can the bar code image in the data-carrier store 104 be transferred to bar code decoding pipeline 102 and handle, bar code decoding pipeline 102 can be carried out image pre-service, gray scale extraction, binaryzation, code word to this bar code image and read, deciphers a series of bar code decoding such as processing and handle operation.
It should be noted that because bar code decoding pipeline 102 comprises multiple bar code decoding pipeline to different barcode types such as PDF417 bar code decoding pipeline, bar code decoded stream waterline and RSS bar code decoding pipeline.Therefore; After obtaining bar code image; For example be bar code, this bar code image can transfer to simultaneously in above three kinds of bar code decoding pipeline and carry out parallel processing so, and exports the correct bar code information of this bar code image by the bar code decoded stream waterline compatible with its form.A kind of bar code decoding pipeline of or other multiple forms also can be set certainly, as required.
Because incompatible with the bar code picture format, PDF417 bar code decoding pipeline and RSS bar code decoding pipeline can't be carried out handled after receiving this bar code image, and export correct bar code information.Likewise, bar code decoding pipeline 102 also can be carried out above-mentioned processing to PDF417 bar code image, RSS bar code image.Certainly, master control logic module 102 also can be handled the input bar code image according to the bar code streamline that user's selection is only controlled in a plurality of bar code streamlines.
In addition; If successively obtain three bar code image A, B, C to data-carrier store 104 from virtual nand flash memory EBI 116; Three bar code image A, B, C distinguish corresponding three kinds of dissimilar barcode standards: PDF417 bar code, RSS bar code and bar code; These three bar code images can provide to bar code decoding pipeline 102 from data-carrier store 104 by the precedence of obtaining so; Under the same time, PDF417 bar code decoding pipeline, bar code decoded stream waterline and RSS bar code decoding pipeline be parallel processing bar code image A at first, and the result is: the PDF417 bar code decoding pipeline can handle accordingly to bar code image A; And export correct bar code information, other two bar code decoding pipeline then can't be handled bar code image A.If in the processing procedure of PDF417 bar code decoding pipeline to bar code image A; Bar code decoded stream waterline and RSS bar code decoding pipeline have been confirmed to handle A; Then can attempt handling next bar code image B; Wherein the RSS bar code decoding pipeline can be handled bar code image B, and exports correct bar code information.If in the process that PDF417 bar code decoding pipeline and RSS bar code decoding pipeline are handled bar code image A, B respectively; Bar code decoded stream waterline has been confirmed to handle bar code image B; Then can continue to attempt next bar code image C is handled; And because form is corresponding, bar code decoded stream waterline can be handled C, and exports correct bar code information.
Just can handle second bar code image owing to waiting for that first bar code image finished dealing with; And need not wait for that second bar code image finished dealing with and just can handle the 3rd bar code and open image that therefore above parallel bar code image processing mode can greatly improve the speed of handling dissimilar bar code images.
The bar code information of bar code decoding pipeline 102 outputs can be stored to data-carrier store 104 by master control logic module 101, and when needs are exported, is stored to data register from data-carrier store 104 again.Certainly, the bar code information of bar code decoding pipeline 102 outputs can directly be stored to data register by master control logic module 101.The bar code information that is stored to data register can transfer to external circuit through virtual nand flash memory EBI 116.
The virtual nand flash memory EBI 116 that the present invention adopted comprises standard nand flash memory interface, mainly comprises following pin, I/O 0-I/O 7, CLE, ALE, CS, WE, RE, wherein 1.1 introductions of each functions of pins such as following table:
Table 1.1
Pin name Pin function
I/O 0~I/O 7 I/O 0~I/O 7/ basic input and output I/O 0~I/O 7Pin is used for input command (command), address (address), data (data), and when read operation (read) output data.
CLE When COMMAND LATCH ENABLE/ command latch enable CLE activated, the input data were order.
ALE When ADDRESS LATCH ENABLE/ address latch enabled the ALE activation, the input data were the address.
CS The choosing of CHIP SELECT/ sheet is worked as this input end in significant level, and chip just gets into duty, realizes the input and output of data.
WE WRITE ENABLE/ writes and enables WE the input of I/O end is controlled, and WE activates, and allows input, and order, address, data latching are at the rising edge or the negative edge of WE pulse.
RE READ ENABLE/ reads to enable RE the input of I/O end is controlled, and WE activates, and allows to export to I/O.
Generally speaking, when pin ALE was effective, virtual nand flash memory EBI 116 was from pin I/O 0~I/O 7Receive address date, when pin CLE was effective, virtual nand flash memory EBI 116 was from pin I/O 0~I/O 7Receive order, and will order and keep in to the command register of registers group 303, when the WE pin was effective, bar code image can be from the pin I/O of virtual nand flash memory EBI 116 0-I/O 7The data register of input register group 103, master control logic module 101 can be obtained bar code image from the data register of registers group 103 according to mentioned order, and transfers to data-carrier store 104.In addition, when master control logic module 101 when the command register of registers group 103 reads processing command, can the bar code image in the data-carrier store 104 be transferred to bar code decoding pipeline 102 and carry out decoding processing.
In addition; The disclosed bar-code decoder that utilizes above-mentioned bar code decoding chip to realize further comprises flash data control module 117, microprocessor 119, USB (Universal Serial BUS; USB) controller 118 and usb 1 20 it should be noted that flash data control module 117, microprocessor 119 and USB controller 118 can be modules independently; Or integrated module, and the normally portable external interface of usb 1 20.
Virtual nand flash memory EBI 116 is electrically connected with flash data control module 117; Make flash data control module 117 with virtual nand flash memory EBI 116 with and subsequent registers group 103, master control logic module 101, bar code decoding pipeline 102, data-carrier store 104 be identified as existing nand flash memory; Therefore; Virtual nand flash memory EBI 116 with and subsequent registers group 103, master control logic module 101, bar code decoding pipeline 102, data-carrier store 104 invented existing nand flash memory, by flash data control module 117 its read-write operations of control.
Wherein, Microprocessor 119 is electrically connected with flash data control module 117 and USB controller 118 respectively; Be used to coordinate the duty of flash data control module 117 and USB controller 118; USB controller 118 is electrically connected with usb 1 20 and flash data control module 117 respectively, be used for the data-switching that meets the usb communication agreement of usb 1 20 inputs is storage data input flash data control module 117, and the data-switching that flash data control module 117 is exported is the data that meet the usb communication agreement; Via usb 1 20 outputs, thereby realize the data transmission between flash data control module 117 and the usb 1 20.Flash data control module 117 is used for virtual nand flash memory EBI 116 is conducted interviews and inputoutput data.Through above setting, disclosed bar-code decoder can be electrically connected with the equipment of any existing compatible usb communication agreement through usb 1 20.After bar code image is imported from usb 1 20; Carry out to deliver to virtual nand flash memory EBI 116 after the data-switching via USB controller 118; Virtual nand flash memory EBI 116 is temporary to the data register of registers group 103 with bar code image; Master control logic module 101 is obtained from data register and is changed bar code image; And it is stored to data-carrier store 104, when master control logic module 101 receives processing command from command register after, can the bar code image in the data-carrier store 104 be sent to bar code decoding pipeline 102; Carry out decoding operation by 102 pairs of these bar code decoding pipeline of bar code decoding pipeline; And after computing is accomplished, export operation result to virtual nand flash memory EBI 116, flash data control module 117 reads operation result and converts the data that meet the usb communication agreement into via USB controller 118 and exports usb 1 20 to, obtains operation result by the equipment of compatible usb communication agreement from usb 1 20.
Fig. 2 is that the circuit based on the bar code decoding chip of virtual interface and bar-code decoder according to second preferred embodiment of the invention connects block diagram.In Fig. 2; Memory card interface 220 is used to input or output the data that meet storage card communication protocol; Flash data control module 217 is used for virtual nand flash memory EBI 216 is conducted interviews and inputoutput data; Memory card controller 218 is used for the data-switching that meets storage card communication protocol from the memory card interface input is imported flash data control module 217 for the storage data, and will be the data that meet storage card communication protocol from the data-switching of flash data control module 217 outputs, via memory card interface 220 outputs; It should be noted that; Flash data control module 217, memory card controller 218 can be modules independently, or integrated module each other, and the normally portable external interface of memory card interface 220.
Fig. 3 is that the circuit based on the bar code decoding chip of virtual interface and bar-code decoder according to third preferred embodiment of the invention connects block diagram.In Fig. 3; Memory controller 317 is electrically connected with microprocessor 318 with virtual nand flash memory EBI 316 respectively; Be used for virtual nand flash memory EBI 316 is conducted interviews and inputoutput data, microprocessor 318 can be through the memory controller 317 visits bar code decoding chip based on virtual interface of the present invention.Comprise one of multiple storage control module such as flash memory control module, ROM control module, RAM control module or its combination in the memory controller 317.It should be noted that memory controller 317 and microprocessor 318 can be modules independently, or integrated module each other.
Fig. 4 is that the circuit based on the bar code decoding chip of virtual interface and bar-code decoder according to four preferred embodiment of the invention connects block diagram.In Fig. 4; Microprocessor 418 directly is electrically connected with virtual nand flash memory EBI 416; Particularly; Be that virtual nand flash memory EBI 416 is connected on microprocessor 416 buses, thus microprocessor 416 can with the bar code decoding chip based on virtual interface of the present invention virtual be nand flash memory, thereby see through the instruction set visit bar code decoding chip based on virtual interface of the present invention carry.
The invention provides a kind of portable bar code decoding scheme; The user only needs through supporting the equipment that reads nand flash memory to import bar code image in the bar code decoding chip based on virtual interface; Just can obtain corresponding decoded result; Improved the bar code decoding portability of equipment, and the equipment that nand flash memory is read in existing support need not to make any change and can be used with bar code decoding equipment, the range of application that has increased bar code decoding equipment with use dirigibility; Simultaneously owing to adopted parallel hardware decoding process, thereby decoding speed is faster than existing software decoding speed.
Can know that by the above embodiment that discloses disclosed bar code decoding chip based on virtual interface has been owing to adopted bar code decoding to handle special-purpose hardware decoded stream waterline, thus its to compare decoding speed faster with the existing software decoding; In addition, the bar code decoding of pure hardware configuration processing streamline can not be reversed engineering and crack, and security performance is very high; And, bar code decoding chip is integrated in supports to read on the interface of nand flash memory, make and can realize from supporting to read the interface input bar code image of nand flash memory that instantaneous decoding has been realized miniaturization, portability and the plug-and-play feature of bar code decoding equipment.
Above with reference to description of drawings various preferred embodiments of the present invention, but only otherwise deviate from essence of the present invention and scope, those skilled in the art can carry out modification and change on the various forms to it, all belongs to protection scope of the present invention.

Claims (8)

1. the bar code decoding chip based on virtual interface is characterized in that, comprising:
Data-carrier store is used to store bar code image;
Registers group comprises command register and data register, and said command register is used for temporary order, and said data register is used for temporal data;
A plurality of bar code decoding pipeline by hardware logic is realized are used for said bar code image is carried out parallel processing;
The master control logic module; Said master control logic module is a state machine; Obtain processing command from said command register; According to said processing command the said bar code image of storing in the said data-carrier store is transferred to said bar code decoding pipeline and decode, wherein said state machine triggers particular event according to particular command, does not possess calculation function;
Virtual nand flash memory EBI is electrically connected with said registers group, is used to transmit the data that meet the nand flash memory interface standard.
2. bar code decoding chip according to claim 1; It is characterized in that; Said bar code decoding chip further comprises config memory; Said config memory is electrically connected with said registers group, the computing parameter and the data of tabling look-up when being used to store said bar code decoding pipeline work, and said bar code decoding pipeline is obtained said computing parameter and the said data of tabling look-up through said master control logic module and said registers group from said config memory.
3. bar code decoding chip according to claim 1; It is characterized in that; Said bar code decoding chip further comprises config memory; It is inner that said config memory is arranged on said bar code decoding pipeline, the computing parameter and the data of tabling look-up when being used to store said bar code decoding pipeline work.
4. bar code decoding chip according to claim 1; It is characterized in that said virtual nand flash memory EBI comprises that basic input and output pin, command latch enable pin, address latch enable, sheet select pin, write enable and read enable.
5. a bar-code decoder that comprises each described bar code decoding chip of claim 1-4 is characterized in that, comprising:
USB interface is used to input or output the data that meet the usb communication agreement;
The flash data control module is used for said virtual nand flash memory EBI is conducted interviews and inputoutput data;
The USB controller; Be used for and import said flash data control module (117) from the said data-switching that meets the usb communication agreement of said USB interface input for the storage data; And will be the data that meet said usb communication agreement from the data-switching of said flash data control module output, via said USB interface output;
Microprocessor is used to coordinate the duty of said flash data control module and said USB controller.
6. a bar-code decoder that comprises each described bar code decoding chip of claim 1-4 is characterized in that, comprising:
Memory card interface is used to input or output the data that meet storage card communication protocol;
The flash data control module is used for said virtual nand flash memory EBI is conducted interviews and inputoutput data;
Memory card controller; Be used for and import said flash data control module from the data-switching that meets storage card communication protocol of said memory card interface input for the storage data; And will be the data that meet storage card communication protocol from the data-switching of said flash data control module output, via said memory card interface output.
7. a bar-code decoder that comprises each described bar code decoding chip of claim 1-4 is characterized in that, comprising:
Memory controller is used for said virtual nand flash memory EBI is conducted interviews and inputoutput data;
Microprocessor is through the said bar code decoding chip based on virtual interface of said memory controller visit.
8. a bar-code decoder that comprises each described bar code decoding chip of claim 1-4 is characterized in that, comprising:
Microprocessor is electrically connected with said virtual nand flash memory EBI, sees through the instruction set that carries and visits said bar code decoding chip.
CN201010188977A 2010-06-01 2010-06-01 Bar code decoding chip and bar code decoding device based on virtual interface Active CN101882208B (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201010188977A CN101882208B (en) 2010-06-01 2010-06-01 Bar code decoding chip and bar code decoding device based on virtual interface
EP11168064A EP2393034A3 (en) 2010-06-01 2011-05-30 Bar code decoding device
US13/149,848 US20110290884A1 (en) 2010-06-01 2011-05-31 Bar code decoding device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201010188977A CN101882208B (en) 2010-06-01 2010-06-01 Bar code decoding chip and bar code decoding device based on virtual interface

Publications (2)

Publication Number Publication Date
CN101882208A CN101882208A (en) 2010-11-10
CN101882208B true CN101882208B (en) 2012-10-03

Family

ID=43054220

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010188977A Active CN101882208B (en) 2010-06-01 2010-06-01 Bar code decoding chip and bar code decoding device based on virtual interface

Country Status (1)

Country Link
CN (1) CN101882208B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113988104B (en) * 2021-12-27 2022-04-19 北京紫光青藤微系统有限公司 Method and device for decoding bar code, scanning equipment and storage medium

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1648931A (en) * 2004-01-20 2005-08-03 深圳市朗科科技有限公司 Decoding device and method for bar code
CN1655633A (en) * 2004-02-09 2005-08-17 捷诚科技股份有限公司 Mobile communicator, its memory device and access flow process
CN2738357Y (en) * 2004-10-28 2005-11-02 海信集团有限公司 Program storing circuit
CN201011591Y (en) * 2007-02-13 2008-01-23 张俊 MP3 learning machine with bar code scanning function

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100466980B1 (en) * 2002-01-15 2005-01-24 삼성전자주식회사 Nand flash memory device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1648931A (en) * 2004-01-20 2005-08-03 深圳市朗科科技有限公司 Decoding device and method for bar code
CN1655633A (en) * 2004-02-09 2005-08-17 捷诚科技股份有限公司 Mobile communicator, its memory device and access flow process
CN2738357Y (en) * 2004-10-28 2005-11-02 海信集团有限公司 Program storing circuit
CN201011591Y (en) * 2007-02-13 2008-01-23 张俊 MP3 learning machine with bar code scanning function

Also Published As

Publication number Publication date
CN101882208A (en) 2010-11-10

Similar Documents

Publication Publication Date Title
CN101719054B (en) Method and device for realizing multi-card slot access
CN101814058A (en) Commonly-used storing device
US20180300061A1 (en) Memory controller and data processing circuit with improved system efficiency
CN110059032A (en) Memory interface and Memory Controller with memory interface
EP1403814B1 (en) Electronic apparatus, information processing apparatus, adapter apparatus, and information exchange system
CN101882208B (en) Bar code decoding chip and bar code decoding device based on virtual interface
CN101882200B (en) System on chip for integrating bar code decoding chip and optical image sensor array
CN101609712B (en) Storage system with a plurality of nonvolatile memories as well as controller and access method thereof
CN101908134B (en) Serial bus type bar-code decoding chip and bar-code decoding device
CN201725348U (en) Bar code decoding device based on USB interfaces
CN101882199B (en) Bus type bar code decoding chip
CN101908130B (en) Portable electronic device based on bar code decoding chip
CN201725349U (en) Virtual interface based bar code decoding chip and bar code decoding device
CN101916385B (en) Memory card type bar code decoding device
CN100511196C (en) Data processing chip and memory device
US20110290884A1 (en) Bar code decoding device
CN101882209B (en) System on chip for integrating bar code decoding chip
CN201725346U (en) Serial bus type bar code decoding chip and bar code decoding device
CN201859459U (en) Bar code decoding device
CN101908132B (en) Bar code decoding method and device
CN201725344U (en) Bar code decoding chip and optical image sensor array integrated SoC
CN101908131B (en) Bar-code decoder based on USB interface
CN201725350U (en) Storage card type bar code decoding device
CN201725345U (en) Bus type bar code decoding chip
CN201725347U (en) System-on-chip of integrated bar code decoder chip

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CP03 Change of name, title or address

Address after: 350015 No. 1 Rujiangxi Road, Mawei District, Fuzhou City, Fujian Province

Patentee after: New Continent Digital Technology Co., Ltd.

Address before: 350015 New Continental Science Park No. 1 Rujiangxi Road, Mawei District, Fuzhou City, Fujian Province

Patentee before: Fujian Newland Computer Co., Ltd.

CP03 Change of name, title or address