CN101866154A - I/O port mapping method based on simplifying relay matrix - Google Patents

I/O port mapping method based on simplifying relay matrix Download PDF

Info

Publication number
CN101866154A
CN101866154A CN 201010168783 CN201010168783A CN101866154A CN 101866154 A CN101866154 A CN 101866154A CN 201010168783 CN201010168783 CN 201010168783 CN 201010168783 A CN201010168783 A CN 201010168783A CN 101866154 A CN101866154 A CN 101866154A
Authority
CN
China
Prior art keywords
port
relay
row
matrix
test point
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 201010168783
Other languages
Chinese (zh)
Other versions
CN101866154B (en
Inventor
李红
吕攀
邓俊
张翼
罗端
胡琦
吴锋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhejiang University ZJU
Original Assignee
Zhejiang University ZJU
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhejiang University ZJU filed Critical Zhejiang University ZJU
Priority to CN2010101687836A priority Critical patent/CN101866154B/en
Publication of CN101866154A publication Critical patent/CN101866154A/en
Application granted granted Critical
Publication of CN101866154B publication Critical patent/CN101866154B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention provides an I/O port mapping method based on simplifying a relay matrix. The method comprises the following steps of: I/O ports with the same function adopt the same relay switch; when a user maps a machine to be controlled, firstly, a computer builds a line information table; the user connects a test point which is not connected with the machine to be controlled on the machine to be controlled to a column Z with the minimal number which is not connected with the test point on the matrix, and inputs the type F of the I/O port required by the test point to the computer; the computer searches the built line information table after receiving the input from the user to find all lines, the types of the I/O ports of which are F; and the computer scans the selected lines from small to large according to the number, if the current line Y is not used and a relay is arranged between the current line Y and the Z column, the relay of Y lien and Z column in the matrix is switched on, and the Y line is marked to be used, otherwise, the computer continuously scans the next line till that the all test points are connected with each other. The method effectively improves the use ratio of the relay, is suitable for large-scale occasions, and reduces the matrix volume of the replay.

Description

I/O port mapping method based on simplifying relay matrix
Technical field
The present invention is fit to computer realm, and belonging to is needing the I/O capture card and computer measurement, the control field of a large amount of identical function I/O ports are being arranged, especially a kind of I/O port mapping method of relay matrix.
Background technology
Present digitized measurement, control and analogue system all are the center with the computing machine generally, the test point on the controlled machine are received on the I/O integrated circuit board of computing machine.Computing machine is gathered by the I/O integrated circuit board needs the parameter that monitors on the controlled machine, through after the complex calculation of professional software control signal is delivered on the controlled machine by the I/O integrated circuit board on computers then, thereby reach to controlled machine measure, the purpose of control.
But in the application of some complexity, tend to relate to the I/O port of enormous amount, such as automobile engine control system up to a hundred ports are arranged, if the mode that adopts artificial line is unusual trouble not only, thereby and Miswire may occur and cause thrashing even may damage device.Can use matrix switch to realize such port mapping, but,, need to use the relay matrix switch so can not use general semiconductor matrix switch because TT﹠C system often has very high voltage and current.
Present relay matrix has adopted the mode of full mapping, suppose to have M I/O port need be mapped on N the test point, then need to construct the relay matrix of a M * N, utilize the connected mode of the opening of relay on each node/incompatible selection I/O port and test point, adopt the utilization factor of this method relay not high.Because the volume ratio of relay is bigger,, realize that large-scale I/O port mapping has difficulties so the relay matrix of full mapping needs occupation space bigger.
Summary of the invention
Low for the relay utilization factor of the full mapping method of I/O port that overcomes existing relay matrix, as can not to be adapted to extensive occasion deficiency, the invention provides a kind of effective raising relay utilization factor, be adapted to extensive occasion, reduce the I/O port mapping method based on simplifying relay matrix of relay matrix volume.
The technical solution adopted for the present invention to solve the technical problems is:
A kind of I/O port mapping method based on simplifying relay matrix, described I/O port mapping method comprises the steps:
A1. computing machine always has N I/O port, and N is a natural number, and the matrix of a N * N of structure is non-intersect between the row and column;
A2. select a not I/O port of configuration, statistics and current I/O port have the I/O port number of identical function, if quantity is P, P is a natural number, they are classified as one group, the C that this group I/O port is connected to the matrix of step 1 structure walks to (C+P) OK, and C is a natural number, and C is the current minimum row that does not connect the I/O port;
A3. go and the 1st, 2 the 1st ... (N-P+1) Lie point of crossing is provided with relay, in like manner X capable with X, X+1 ... (N-P+X) Lie point of crossing is provided with relay, repeat this step and finish, this P port is labeled as disposes up to all P provisional capital configurations;
If A4. the not port of configuration is arranged, repeating step A2 is configured up to all ports to A3, finishes the structure of simplifying relay matrix;
A5. when the user will be shone upon a controlled machine, computing machine is at first set up a capable information form, whether the row information form contains: line number, I/O port type, used and all row that have relay to be connected with this row, computing machine disconnects all relays in the matrix, and all rowers are not designated as use;
A6. the user is connected to the test point that does not connect on the controlled machine on the row Z of the numbering minimum that does not have the test point connection on the matrix; And import the I/O port type F that this test point needs to computing machine;
A7. after computing machine obtains user's input, search the capable information form of being created by steps A 5, finding all I/O port types is the row of F;
A8. scan the row that chooses by steps A 7 from small to large according to numbering, if current line Y is not used and and Z row between relay is arranged, then the relay with the capable Z row of Y in the matrix is communicated with, and the Y rower is designated as uses, and enters steps A 9; Otherwise continue the scanning next line.
If A9. also have test point not connect, repeating step A6 finishes up to all test points connections to A8.
Technical conceive of the present invention is: the relay matrix of simplification has mainly utilized in measurement, control system and has existed the I/O port with a large amount of identical functions, such as in general general purpose I/O integrated circuit board, being divided into four classes substantially: digital quantity output Digital Output, digital quantity input Digital Input, analog quantity output AnalogOutput, analog quantity input Analog Input, owing to have a large amount of ports to have identical function, so need not to adopt the mode of full mapping.There is the I/O port of P identical function will be mapped to N test point and gets on, as long as there is a kind of connected mode can guarantee to produce all C N PPlanting combination gets final product.Table 1 according to the dictionary preface with C 5 3All combinations all enumerate out, can find that the data area of X row is that X is to 5-3+X.Consider general situation, enumerate out all C N PCombination if guarantee the range of choice of each row be X to N-P+X, can utilize this characteristic to come simplifying relay matrix.
??1 ??2 ??3
??1 ??2 ??4
??1 ??2 ??5
??1 ??3 ??4
??1 ??3 ??5
??1 ??4 ??5
??2 ??3 ??4
??2 ??3 ??5
??2 ??4 ??5
??3 ??4 ??5
Table 1
Beneficial effect of the present invention mainly shows: 1, used the method for the I/O mapping of simplifying relay matrix, simplified the work of disposing extensive I/O port; 2, adopted relay to carry out circuit and connected, made circuit be applicable to the application scenario of high voltage, high electric current, and have good impedance operator; 3, adopted the relay matrix of simplifying, need the individual relay of P * (N-P+1) for the I/O port set that P identical function arranged, and the relay matrix that shines upon has entirely needed P * N relay, this method has been saved the individual relay of P * (P-1).Needed relay quantity can significantly reduce when the P value is bigger, thereby has reduced the density of matrix, makes and can hold more massive relay matrix on the equal area circuit board.
Description of drawings
Fig. 1 be I/O port and test point to N * N matrix method of attachment synoptic diagram, wherein, on the row matrix direction, N I/O port according to type packet be connected to the N of matrix capable on, in the rectangular array direction, the M that M test point is connected to matrix arbitrarily lists.
Fig. 2 is the building method synoptic diagram of the relay matrix of simplification, and wherein, in the row matrix direction, P the I/O port that function is identical has the N row in the rectangular array direction.
Fig. 3 is the process flow diagram that the method for the invention realizes.
Fig. 4 is the object lesson synoptic diagram that the method for the invention realizes.
Embodiment
Below in conjunction with accompanying drawing the present invention is further described.
With reference to Fig. 1~Fig. 4, a kind of I/O port mapping method based on simplifying relay matrix, matrix of structure divides into groups all Computer I/O port according to function, each group I/O port is connected on the row of matrix.The relay connectivity scenario of a simplification of structure makes the I/O port of identical function group can produce all array modes that row connect.The user is the I/O port type that the measurement point of controlled machine is connected on the matrix column and input measurement point is required, and computing machine is mapped to measurement point on the I/O port according to the relay matrix of simplifying;
Mainly comprise the steps:
A1. hypothesis always has N I/O port, constructs the matrix of a N * N as shown in Figure 1, and non-intersect between the row and column, N is a natural number;
A2. select a not I/O port of configuration, statistics and current I/O port have the I/O port number of identical function, suppose that quantity is P, P is a natural number, they are classified as one group, the C that this group I/O port is connected to the matrix of step 1 structure walks to (C+P) OK, and C is a natural number, and C is the current minimum row that does not connect the I/O port;
A3. according to as shown in Figure 2 method, in the 1st row and the 1st, 2, (N-P+1) Lie point of crossing is provided with relay, in like manner X capable with X, X+1 ... (N-P+X) Lie point of crossing is provided with relay, repeat this step and finish, this P port is labeled as disposes up to all P provisional capital configurations;
If A4. the not port of configuration is arranged, repeating step A2 is to A3, if all ports all have been configured the structure of just having finished simplifying relay matrix;
A5. when the user will be shone upon a controlled machine, computing machine was at first set up a form, and form contains following several: line number; The I/O port type; Whether use; All row that have relay to be connected with this row; Computing machine disconnects all relays in the matrix, and all rowers are not designated as use;
A6. the user is connected to list (being assumed to be Z) that does not have numbering minimum that test point connects on the matrix to the test point that does not connect on the controlled machine, and imports the I/O port type (being assumed to F) that this test point needs to computing machine;
A7. after computing machine obtains user's input, search the form of being created by steps A 5, finding all I/O port types is the row of F;
A8. computing machine scans the row that is chosen by steps A 7 from small to large according to numbering, if current line Y is not used and and Z row between relay is arranged, then the relay with the capable Z row of Y in the matrix is communicated with, and the Y rower is designated as uses, and enters steps A 9; Otherwise continue the scanning next line.
If A9. also have test point not connect, repeating step A6 finishes up to all test points connections to A8.
Like this, as long as when using for the first time, construct the relay matrix of a simplification according to steps A 1 to A4, the user is when changing controlled machine later on, as long as be connected on the matrix column according to any order according to the test point of steps A 5 to A9 with controlled machine, import the type of each test point then, computing machine will shine upon the I/O port automatically for these test points.
With reference to the TT﹠C system of a computing machine of Fig. 4, it has six I/O ports, and effect is respectively: 4 digital signal acquiring port Digital Input, be called for short DI; 2 digital signal output port Digital Output are called for short DO.At first construct one 6 * 6 circuit, be not communicated with between the ranks.Handle earlier 4 DI ports, they are received on 1~4 row of matrix, at the capable infall that is listed as (6-4+X) row with X of X relay is set according to numbering respectively then.The row that every row need be provided with relay are respectively:
The 1st row: 1st, 2,3 row; The 2nd row: 2nd, 3,4 row; The 3rd row: 3rd, 4,5 row; The 4th row: 4th, 5,6 row.
So just finished the relay setting of all DI ports, then two DO have been received on the row of 5,6 after the DI, be listed as the infall configuration relay of (6-2+X) row with X in that X is capable, the row that every row need be provided with relay are respectively:
The 5th row: 1st, 2,3,4,5 row; The 6th row: 2nd, 3,4,5,6 row.
This moment, the user need connect controlled machine A, and computing machine is at first set up a table as shown in table 2, expression row information, and with all relay disconnections.
Line number Type Whether use The row that have relay to connect
??1 ??DI Not ??1、2、3
??2 ??DI Not ??2、3、4
??3 ??DI Not ??3、4、5
??4 ??DI Not ??4、5、6
??5 ??DO Not ??1、2、3、4、5
??6 ??DO Not ??2、3、4、5、6
Table 2
Controlled machine A has 6 test points, and the user at first is connected to the 1st of matrix with a DO test point and lists, and to computing machine import the 1st row type be DO.Computer scanning table 2 is listed the row that all types is DO, and the result is 5,6 row.Scan 5,6 row from small to large, find that the 5th row is not used and shows relay and be connected with the 1st.Computing machine is communicated with the relay of the 5th row with the 1st row point of crossing, the 5th rower in the table 2 is designated as uses.The user continues to connect test point, and net result is as follows:
Test point 1DO is to port 5, and test point 2DI is to port one, and test point 3DI is to port 2
Test point 4DI is to port 3, and test point 5DO is to port 6, and test point 6DI is to port 4
If the user need change controlled machine, as long as repeating step 5 just can be realized the automatic mapping of port to step 9.Can verify that the matrix that makes in this way can produce the mode of all test point mappings, thereby reach and the same effect of full mapping.Adopted the relay matrix of simplifying to need 22 relays altogether, adopted the relay matrix of full mapping then to need 36 relays, the scheme of simplification has been used 14 relays less, can save 38.9% space.

Claims (1)

1. I/O port mapping method based on simplifying relay matrix, it is characterized in that: described I/O port mapping method comprises the steps:
A1. computing machine always has N I/O port, and N is a natural number, and the matrix of a N * N of structure is non-intersect between the row and column;
A2. select a not I/O port of configuration, statistics and current I/O port have the I/O port number of identical function, if quantity is P, P is a natural number, they are classified as one group, the C that this group I/O port is connected to the matrix of step 1 structure walks to (C+P) OK, and C is a natural number, and C is the current minimum row that does not connect the I/O port;
A3. go and the 1st, 2 the 1st ... (N-P+1) Lie point of crossing is provided with relay, in like manner X capable with X, X+1 ... (N-P+X) Lie point of crossing is provided with relay, repeat this step and finish, this P port is labeled as disposes up to all P provisional capital configurations;
If A4. the not port of configuration is arranged, repeating step A2 is configured up to all ports to A3, finishes the structure of simplifying relay matrix;
A5. when the user will be shone upon a controlled machine, computing machine is at first set up a capable information form, whether the row information form contains: line number, I/O port type, used and all row that have relay to be connected with this row, computing machine disconnects all relays in the matrix, and all rowers are not designated as use;
A6. the user is connected to the test point that does not connect on the controlled machine on the row Z of the numbering minimum that does not have the test point connection on the matrix; And import the I/O port type F that this test point needs to computing machine;
A7. after computing machine obtains user's input, search the capable information form of being created by steps A 5, finding all I/O port types is the row of F;
A8. scan the row that chooses by steps A 7 from small to large according to numbering, if current line Y is not used and and Z row between relay is arranged, then the relay with the capable Z row of Y in the matrix is communicated with, and the Y rower is designated as uses, and enters steps A 9; Otherwise continue the scanning next line.
If A9. also have test point not connect, repeating step A6 finishes up to all test points connections to A8.
CN2010101687836A 2010-05-11 2010-05-11 I/O port mapping method based on simplifying relay matrix Expired - Fee Related CN101866154B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2010101687836A CN101866154B (en) 2010-05-11 2010-05-11 I/O port mapping method based on simplifying relay matrix

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2010101687836A CN101866154B (en) 2010-05-11 2010-05-11 I/O port mapping method based on simplifying relay matrix

Publications (2)

Publication Number Publication Date
CN101866154A true CN101866154A (en) 2010-10-20
CN101866154B CN101866154B (en) 2012-02-29

Family

ID=42957915

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2010101687836A Expired - Fee Related CN101866154B (en) 2010-05-11 2010-05-11 I/O port mapping method based on simplifying relay matrix

Country Status (1)

Country Link
CN (1) CN101866154B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102426295A (en) * 2011-09-29 2012-04-25 沈玉良 Relay matrix and driving device used in laser trimmer
CN103513207A (en) * 2012-06-29 2014-01-15 中国船舶重工集团公司第七0九研究所 Method for channel mapping of matrix switch in integrated circuit testing system calibration device
CN103809504A (en) * 2014-03-18 2014-05-21 中国船舶重工集团公司第七0四研究所 Signal acquisition device of ship monitoring and warning system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53124850A (en) * 1977-04-05 1978-10-31 Mitsubishi Heavy Ind Ltd Mobile-body positioning apparatus
JPS5854405B2 (en) * 1977-10-24 1983-12-05 東芝テック株式会社 Sequencer
CN1114115C (en) * 1999-12-24 2003-07-09 上海交通大学 Wide band single-mode fibre 4x4 matrix optical switch

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53124850A (en) * 1977-04-05 1978-10-31 Mitsubishi Heavy Ind Ltd Mobile-body positioning apparatus
JPS5854405B2 (en) * 1977-10-24 1983-12-05 東芝テック株式会社 Sequencer
CN1114115C (en) * 1999-12-24 2003-07-09 上海交通大学 Wide band single-mode fibre 4x4 matrix optical switch

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102426295A (en) * 2011-09-29 2012-04-25 沈玉良 Relay matrix and driving device used in laser trimmer
CN102426295B (en) * 2011-09-29 2015-07-01 沈玉良 Relay matrix and driving device used in laser trimmer
CN103513207A (en) * 2012-06-29 2014-01-15 中国船舶重工集团公司第七0九研究所 Method for channel mapping of matrix switch in integrated circuit testing system calibration device
CN103513207B (en) * 2012-06-29 2016-02-17 中国船舶重工集团公司第七0九研究所 A kind of method mapped for matrix switch passage in integrated circuit test system calibrating installation
CN103809504A (en) * 2014-03-18 2014-05-21 中国船舶重工集团公司第七0四研究所 Signal acquisition device of ship monitoring and warning system

Also Published As

Publication number Publication date
CN101866154B (en) 2012-02-29

Similar Documents

Publication Publication Date Title
CN101939918B (en) Analog-to-digital converter with variable gain and method thereof
CN105868142B (en) A kind of signal processing method and device for integrating multiple types protocol mode
CN101866154B (en) I/O port mapping method based on simplifying relay matrix
CN105871376A (en) Voltage sampling and driver amplifier flicker noise cancellation in a switched capacitor analog-to-digital converter
CN102545875A (en) Level identification switching circuit
CN202995732U (en) High-speed synchronous data acquisition card
CN102841306B (en) Testing and locating method for FPGA (field programmable gate array) programmable logic unit
CN104242940B (en) A kind of configurable asynchronous gradual approaching A/D converter of wide operating voltage
CN209290728U (en) Redundance ignition control for ejector seat program controller exports voting circuit
CN102722110B (en) Addressing circuit and addressing method of modularized photovoltaic convergence acquisition device
CN107222213A (en) A kind of analog-digital converter based on singlechip technology
CN201698195U (en) Expansion circuit of single chip microcomputer IO ports
CN108304339B (en) Serial port expansion circuit of dynamic management and control system and working method thereof
CN109215607A (en) Driving method, device and the computer equipment of display panel
CN113472326B (en) Pin state configuration circuit, pin state configuration method and electronic equipment
CN209435209U (en) A kind of numeral input and simulation input multiplex circuit
CN201184970Y (en) Embedded board for acquiring data of watercraft engine compartment
CN214335057U (en) Voltage-to-current sampling circuit
CN206490659U (en) multi-channel analog signal switching circuit
CN102480297B (en) Successive comparison type AD converter
CN111325334A (en) Intelligent processor
Koneru et al. A flexible 2-D switched-capacitor FPAA architecture and its mapping algorithm
CN2256578Y (en) Universal recorder
CN202548595U (en) Variable selection device of tandem type two-terminal elements
CN204406849U (en) A kind of modular electronic designed teaching experimental box

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20120229

Termination date: 20170511