CN101847042B - Write-protection device for flash memory - Google Patents
Write-protection device for flash memory Download PDFInfo
- Publication number
- CN101847042B CN101847042B CN2009101293530A CN200910129353A CN101847042B CN 101847042 B CN101847042 B CN 101847042B CN 2009101293530 A CN2009101293530 A CN 2009101293530A CN 200910129353 A CN200910129353 A CN 200910129353A CN 101847042 B CN101847042 B CN 101847042B
- Authority
- CN
- China
- Prior art keywords
- flash memory
- south bridge
- bridge chip
- switch
- diode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Read Only Memory (AREA)
Abstract
The invention provides a write-protection device for a flash memory, which is used for writing or reading data on the flash memory by virtue of a south bridge chip of a computer, wherein the south bridge chip is equipped with a general purpose input/output pin (GPIO). The write-protection device comprises a charge and discharge module and a secondary battery. The charge and discharge module is equipped with a switcher and a diode, and the switcher is connected with the diode in parallel. Under a normal state, the switcher is in an open-circuit state, and the trigger signal of the general purpose input/output pin controls the switcher to be in the open-circuit state or a closed-circuit state; in case of the open-circuit state, a power supply end charges the secondary battery; when the south bridge chip performs write operation for the flash memory, the south bridge chip outputs the trigger signal so as to change the switcher into be in the closed-circuit state; and when a power supply end fails to supply power, the secondary battery supplies power to the south bridge chip on a main board to carry out write operation with the flash memory.
Description
Technical field
The present invention relates to a kind of write-protection device, particularly a kind of write-protection device of flash memory of computing machine.
Background technology
Flash memory (Flash memory) in the computing machine is except storing Basic Input or Output System (BIOS) (BasicInput Output System at present, BIOS) outside the data, store many important data in addition, for example: the state of startup password, Basic Input or Output System (BIOS) setting picture (BIOS Setup Menu), sequence number, computing machine outfit etc.Wherein, startup password and Basic Input or Output System (BIOS) are set the state of picture, and regular meeting changes along with user's operating and setting and is stored in the flash memory.Carrying out the modification of above-mentioned relevant information as the user after, the control program of computing machine must be stored to related data in the flash memory.When if the abnormity of power supply of computing machine interrupts in the process that stores, when emergency situations such as for example having a power failure, power lead drops, above-mentioned related data may not store as yet and finished or stores not exclusively this moment, and may damage whole computer system.Finish and computing machine interrupts because of abnormity of power supply when startup password stores as yet, then when next computer booting, the user can't start computer system smoothly, like this can to the user or manufacturer causes great loss.Therefore, how to avoid above-mentioned situation to take place, become an important problem.
Summary of the invention
For addressing the above problem; the invention provides a kind of write-protection device of flash memory; fashionable in order to flash memory is carried out writing of data at the South Bridge chip of computing machine; in the time of can't providing electric power if the abnormity of power supply of computing machine interrupts; then the secondary cell that sees through write-protection device is powered to South Bridge chip on the motherboard and flash memory, makes South Bridge chip finish the operation that writes of flash memory being carried out data.
Therefore; the write-protection device of flash memory disclosed in this invention; be used to protect the flash memory (Flashmemory) of computing machine; computing machine is linked to power end; computing machine has South Bridge chip (South Bridge Chip), and South Bridge chip is in order to carry out writing of data or read operation to flash memory, and South Bridge chip has general input and output (General-Purpose-Input-Output; GPIO) pin, write-protection device comprises: charge-discharge modules and secondary cell (Secondary battery).Charge-discharge modules comprises first contact and second contact, the first contact electrically connect is to power end, charge-discharge modules has switch and diode, switch and diode are arranged between first contact and second contact, switch is parallel to diode, switch is open circuit (Open) state during normality, the switch electrically connect is to general input and output pin, trigger pip control switch by general input and output pin is the state of open circuit or closed circuit (Close), when switch is open-circuit condition, charge via the diode pair secondary cell by power end; And secondary cell comprises positive pole and negative pole, and positive pole electrically is linked to second contact, minus earth; Wherein, that flash memory is carried out writing of data is fashionable when South Bridge chip, South Bridge chip by general input and output pin output trigger pip to charge-discharge modules, in order to switch is switched to closed circuit state, and when power end can't be powered, then power to South Bridge chip on the motherboard and flash memory by secondary cell.
Beneficial effect of the present invention is, according to the write-protection device of flash memory provided by the present invention, when the power supply normal power supply of computing machine, can charge to write-protection device.That flash memory is carried out writing of data is fashionable when the South Bridge chip of computing machine; in the time of can't providing electric power if the abnormity of power supply of computing machine interrupts; then the secondary cell that sees through write-protection device is powered to South Bridge chip on the motherboard and flash memory, allows South Bridge chip finish the operation that writes of flash memory being carried out data.The write-protection device of flash memory provided by the present invention can guarantee that South Bridge chip carries out the fashionable integrality of writing of data to flash memory, to avoid because of causing abnormity of power supply to cause the computing machine infringement.
Describe the present invention below in conjunction with the drawings and specific embodiments, but not as a limitation of the invention.
Description of drawings
Fig. 1 is the configuration diagram according to the write-protection device of the flash memory of one embodiment of the invention;
Fig. 2 is the circuit block diagram according to the write-protection device of the flash memory of one embodiment of the invention;
Fig. 3 is the circuit block diagram according to the closed circuit state of the switch of the flash memory of one embodiment of the invention;
Fig. 4 is the circuit block diagram according to the power end aborted of the flash memory of one embodiment of the invention.
Wherein, Reference numeral
10 computing machines
20 write-protection devices
21 charge-discharge modules
22 secondary cells
222 positive poles
224 negative poles
23 switchs
24 diodes
242 positive terminals
244 negative pole ends
25 first contacts
26 second contacts
30 South Bridge chips
32 general input and output pins
34 data lines
40 flash memories
50 power ends
Embodiment
Fig. 1 is the configuration diagram according to the write-protection device of the flash memory of one embodiment of the invention.Computing machine 10 can comprise: write-protection device 20, flash memory (Flash memory) 40 and South Bridge chip (South BridgeChip) 30.South Bridge chip 30 has general input and output (General-Purpose-Input-Output; GPIO) pin 32 and data line 34; South Bridge chip 30 sees through general input and output pin 32 and transmits trigger pip to write-protection device 20, and South Bridge chip 30 sees through 34 pairs of flash memories of data line 40 and carries out writing or read operation of data.Computing machine 10 links with power end 50; power end 50 is in order to provide South Bridge chip 30 and flash memory 40 required electric power; when power end 50 can't provide electric power; then provide electric power to South Bridge chip on the motherboard 30 and flash memory 40, carry out writing or read operation of data in order to 30 pairs of flash memories of protection South Bridge chip 40 by write-protection device 20.
Fig. 2 is the circuit block diagram according to the write-protection device of the flash memory of one embodiment of the invention.Write-protection device 20 comprises: charge-discharge modules 21 and secondary cell (Secondary battery) 22.Charge-discharge modules 21 comprises: first contact 25 and second contact 26.First contact, 25 electrically connects to power end 50, the second contacts 26 electrically connects to secondary cell 22.Charge-discharge modules 21 has switch 23 and diode 24, switch 23 and diode 24 are arranged between first contact 25 and second contact 26, switch 23 is in parallel with diode 24, and switch 23 is open circuit (Open) state during normality, and switch 23 electrically connects are to general input and output pin 32.Diode 24 has positive terminal 242 and negative pole end 244, positive terminal 242 electrically connect to the first contacts 25, negative pole end 244 electrically connect to the second contacts 26.South Bridge chip 30 transmits trigger pip to switch 23 by general input and output pin 32, and in order to control switch 23 states for open circuit or closed circuit (Close), Fig. 3 is the circuit block diagram according to the closed circuit state of the switch of the flash memory of one embodiment of the invention.When switch 23 is open-circuit condition, then charge via 24 pairs of secondary cells 22 of diode by power end 50.Secondary cell 22 comprises positive pole 222 and negative pole 224, anodal 222 electrically connect to the second contacts 26, negative pole 224 ground connection.Wherein, to carry out writing of data fashionable when South Bridge chip 30 sees through 34 pairs of flash memories of data line 40, South Bridge chip 30 is exported trigger pips to charge-discharge modules 21 by general input and output pin 32, in order to switch 23 is switched to closed circuit state, as shown in Figure 3, the voltage of power end 50 is identical with the voltage swing of secondary cell 22 at this moment.Power end 50 electrically connects are to South Bridge chip 30 and flash memory 40, in order to provide South Bridge chip 30 and flash memory on the motherboard 40 required electric power.
Fig. 4 is the circuit block diagram according to the power end aborted of the flash memory of one embodiment of the invention.When power end 50 aborted can't be powered, because diode 24 has the characteristic of electric current uniflux, so power to South Bridge chip 30 and flash memory 40 by secondary cell 22.Can finish smoothly to guarantee the write operation that 30 pairs of flash memories of South Bridge chip 40 carry out data.
Wherein, when the write operation of 30 pairs of flash memories 40 of South Bridge chip can be finished, then South Bridge chip 30 was exported trigger pips to charge-discharge modules 21, in order to switch 23 is switched to the open-circuit condition of normality, as shown in Figure 2 by general input and output pin 32.When computer shutdown, switch 23 also is the open-circuit condition of normality, and as shown in Figure 2, so secondary cell 22 can not powered to South Bridge chip on the motherboard 30 and flash memory 40 uses.
In addition, above-mentioned switch 23 can be metal-oxide half field effect transistor (metal-oxide-semiconductorfield effect transistor, MOSFET) or the insulated gate electrode two-carrier engage transistor (insulated gatebipolar transistor, IGBT) one of them.
In this, above-mentioned diode 24 can be light emitting diode (Light Emitting Diode), PN diode or Zener diode (Zener Diode) one of them.
In addition, above-mentioned secondary cell 22 can be lead-acid battery (Lead-Acid), nickel-cadmium battery (NiCa), Ni-MH battery (NiMH) or lithium battery (Li-ion) one of them.
Certainly; the present invention also can have other various embodiments; under the situation that does not deviate from spirit of the present invention and essence thereof; those of ordinary skill in the art work as can make various corresponding changes and distortion according to the present invention, but these corresponding changes and distortion all should belong to the protection domain of the appended claim of the present invention.
Claims (4)
1. the write-protection device of a flash memory; be used to protect a flash memory of a computing machine; this computing machine is linked to a power end; this computing machine has a South Bridge chip; this power end electrically connect is to this South Bridge chip, and this South Bridge chip is in order to carry out writing of data or read operation to this flash memory, and this South Bridge chip has a general input and output pin; it is characterized in that this write-protection device comprises:
One charge-discharge modules, comprise one first contact and one second contact, this first contact electrically connect is to this power end, this charge-discharge modules has a switch and a diode, this switch and this diode are arranged between this first contact and this second contact, this diode more comprises a positive terminal and a negative pole end, this switch is parallel to this diode, this positive terminal electrically connect is to this first contact, this negative pole end electrically connect is to this second contact, this switch is an open-circuit condition during normality, and this switch electrically connect is to this general input and output pin, and controlling this switch by a trigger pip of this general input and output pin is an open circuit or a closed circuit state; And
One secondary cell comprises an anodal and negative pole, and this positive pole electrically is linked to this second contact, and this minus earth wherein when this switch is this open-circuit condition, is charged via this secondary cell of this diode pair by this power end;
Wherein, that this flash memory is carried out writing of data is fashionable when this South Bridge chip, this South Bridge chip is exported this trigger pip to this charge-discharge modules by this general input and output pin, be this closed circuit state in order to switch this switch, and when this power end can't be powered, then power to this South Bridge chip and this flash memory by this secondary cell, when this South Bridge chip can be finished the write operation of this flash memory, then this South Bridge chip is exported trigger pip to this charge-discharge modules, in order to this switch is switched to the open-circuit condition of normality by this general input and output pin.
2. the write-protection device of flash memory as claimed in claim 1 is characterized in that, this switch is that a metal-oxide half field effect transistor or an insulated gate electrode two-carrier engage transistor.
3. the write-protection device of flash memory as claimed in claim 1 is characterized in that, this diode is a light emitting diode, a PN diode, a Zener diode.
4. the write-protection device of flash memory as claimed in claim 1 is characterized in that, this secondary cell is a lead-acid battery, a nickel-cadmium battery, a Ni-MH battery, a lithium battery.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2009101293530A CN101847042B (en) | 2009-03-24 | 2009-03-24 | Write-protection device for flash memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2009101293530A CN101847042B (en) | 2009-03-24 | 2009-03-24 | Write-protection device for flash memory |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101847042A CN101847042A (en) | 2010-09-29 |
CN101847042B true CN101847042B (en) | 2011-12-28 |
Family
ID=42771676
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2009101293530A Active CN101847042B (en) | 2009-03-24 | 2009-03-24 | Write-protection device for flash memory |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101847042B (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1941542A (en) * | 2005-09-30 | 2007-04-04 | 鸿富锦精密工业(深圳)有限公司 | Power-supplying circuit |
CN101187830A (en) * | 2007-12-27 | 2008-05-28 | 华为技术有限公司 | Power off protection method, device and logic device and storage system |
-
2009
- 2009-03-24 CN CN2009101293530A patent/CN101847042B/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1941542A (en) * | 2005-09-30 | 2007-04-04 | 鸿富锦精密工业(深圳)有限公司 | Power-supplying circuit |
CN101187830A (en) * | 2007-12-27 | 2008-05-28 | 华为技术有限公司 | Power off protection method, device and logic device and storage system |
Also Published As
Publication number | Publication date |
---|---|
CN101847042A (en) | 2010-09-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20230275441A1 (en) | Battery protection circuit, battery pack and electronic device | |
CN101432944B (en) | Deep under voltage recovery in a battery pack | |
CN111987772B (en) | On-chip system, battery pack and electronic device | |
KR101211756B1 (en) | Battery Pack | |
CN102110976B (en) | For the protective circuit of battery pack | |
CN111987773B (en) | On-chip system, battery pack and electronic device | |
CN112271772B (en) | Battery protection circuit, battery pack, test system and electronic device | |
CN105743157A (en) | Secondary battery protection circuit, secondary battery protection device, battery pack and method of writing data | |
WO2022042708A1 (en) | System-on-chip, battery assembly, electronic device, battery protection circuit, test subsystem, test system, bluetooth earphone, shipping mode setting method, and computer readable storage medium | |
CN108141034A (en) | A kind of embedded battery protection circuit, control circuit and signal processing circuit | |
CN117458668B (en) | Battery protection circuit, battery protection board and electronic equipment | |
KR20150107032A (en) | Battery pack | |
CN105610131B (en) | Battery protecting circuit and the terminal charging method of anti-cut-off | |
CN112311038B (en) | Charging and discharging protection circuit, terminal equipment and battery discharging control method | |
CN103197258A (en) | Battery type detection method and mobile terminal | |
US9748798B2 (en) | Control module for an electrical energy accumulator, energy accumulator unit having such a control module, uninterruptible power supply unit and method for operating a control module | |
CN113419617A (en) | Wearable device charging reset circuit and control method | |
JP2008541687A (en) | Battery power management in overdischarged state | |
CN108429241A (en) | A kind of lithium battery protection circuit and system of VCC capacitances and incorporating resistor | |
CN104882926A (en) | Charging indicating circuit and mobile terminal | |
CN116667473B (en) | Control circuit, circuit control method and electronic equipment | |
CN117134440B (en) | Battery protection circuit, battery protection board and electronic equipment | |
CN101847042B (en) | Write-protection device for flash memory | |
KR101489137B1 (en) | Apparatus for sharing surplus current for increasing charging current for port | |
US20060043936A1 (en) | Apparatus for protecting mobile communication terminal having built-in battery from electric charging and method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: I VALLEY HOLDINGS CO., LTD. Free format text: FORMER OWNER: YINGYEDA CO., LTD., TAIWAN Effective date: 20150722 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20150722 Address after: Cayman Islands, George Town Patentee after: IValley Holding Co., Ltd. Address before: Taipei City, Taiwan, China Patentee before: Inventec Corporation |