CN101814106A - 一种分层次的电路提取方法 - Google Patents
一种分层次的电路提取方法 Download PDFInfo
- Publication number
- CN101814106A CN101814106A CN 201010156889 CN201010156889A CN101814106A CN 101814106 A CN101814106 A CN 101814106A CN 201010156889 CN201010156889 CN 201010156889 CN 201010156889 A CN201010156889 A CN 201010156889A CN 101814106 A CN101814106 A CN 101814106A
- Authority
- CN
- China
- Prior art keywords
- circuit
- node
- type tree
- transistor
- type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000605 extraction Methods 0.000 title claims abstract description 34
- 238000000034 method Methods 0.000 claims abstract description 88
- 230000008569 process Effects 0.000 claims description 34
- 230000003542 behavioural effect Effects 0.000 claims description 28
- 230000008878 coupling Effects 0.000 claims description 14
- 238000010168 coupling process Methods 0.000 claims description 14
- 238000005859 coupling reaction Methods 0.000 claims description 14
- 238000012546 transfer Methods 0.000 claims description 12
- 230000000295 complement effect Effects 0.000 claims description 9
- 239000000284 extract Substances 0.000 claims description 9
- 238000006243 chemical reaction Methods 0.000 claims description 4
- 230000000750 progressive effect Effects 0.000 claims description 3
- 230000008901 benefit Effects 0.000 abstract description 5
- 238000005516 engineering process Methods 0.000 abstract description 5
- 238000013461 design Methods 0.000 abstract description 4
- 238000012938 design process Methods 0.000 abstract description 4
- 230000006870 function Effects 0.000 description 22
- 238000010586 diagram Methods 0.000 description 15
- 230000003068 static effect Effects 0.000 description 4
- 238000004088 simulation Methods 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 238000012795 verification Methods 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000004087 circulation Effects 0.000 description 1
- 238000011960 computer-aided design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
Images
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Description
Claims (9)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201010156889 CN101814106A (zh) | 2010-04-27 | 2010-04-27 | 一种分层次的电路提取方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201010156889 CN101814106A (zh) | 2010-04-27 | 2010-04-27 | 一种分层次的电路提取方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN101814106A true CN101814106A (zh) | 2010-08-25 |
Family
ID=42621358
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 201010156889 Pending CN101814106A (zh) | 2010-04-27 | 2010-04-27 | 一种分层次的电路提取方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101814106A (zh) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102411642A (zh) * | 2010-09-26 | 2012-04-11 | 北京华大九天软件有限公司 | 一种集成电路门电路识别方法 |
CN102637225A (zh) * | 2012-03-20 | 2012-08-15 | 苏州芯禾电子科技有限公司 | 射频集成电路的子电路模块管理方法 |
CN103034740A (zh) * | 2011-09-30 | 2013-04-10 | 北京华大九天软件有限公司 | 一种原理图驱动版图的生成层次版图方法 |
CN105956178A (zh) * | 2016-05-27 | 2016-09-21 | 西安电子科技大学 | 基于门级电路仿真的关键节点提取方法 |
CN107517055A (zh) * | 2017-08-16 | 2017-12-26 | 宁波大学 | 一种cmos数字逻辑电路的设计方法 |
CN108804724A (zh) * | 2017-04-27 | 2018-11-13 | 瑞昱半导体股份有限公司 | 电路编码方法与电路架构的辨识方法 |
CN113435158A (zh) * | 2021-07-14 | 2021-09-24 | 成都华大九天科技有限公司 | 一种重建电路并联子结构的方法 |
-
2010
- 2010-04-27 CN CN 201010156889 patent/CN101814106A/zh active Pending
Non-Patent Citations (2)
Title |
---|
《Proceedings of 25th ACM/IEEE Design Automation Conference》 19881231 Michael Boehner LOGEX - An Automatic Logic Extractor from Transistor to Gate Level for CMOS Technology 517-522 2-5 , 2 * |
《计算机辅助设计与图形学学报》 20060930 李长青 等 辐射路匹配:从门级到功能模块级的子电路提取算法 1377-1382 1-9 第18卷, 第9期 2 * |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102411642A (zh) * | 2010-09-26 | 2012-04-11 | 北京华大九天软件有限公司 | 一种集成电路门电路识别方法 |
CN103034740A (zh) * | 2011-09-30 | 2013-04-10 | 北京华大九天软件有限公司 | 一种原理图驱动版图的生成层次版图方法 |
CN102637225A (zh) * | 2012-03-20 | 2012-08-15 | 苏州芯禾电子科技有限公司 | 射频集成电路的子电路模块管理方法 |
CN105956178A (zh) * | 2016-05-27 | 2016-09-21 | 西安电子科技大学 | 基于门级电路仿真的关键节点提取方法 |
CN105956178B (zh) * | 2016-05-27 | 2019-03-08 | 西安电子科技大学 | 基于门级电路仿真的关键节点提取方法 |
CN108804724A (zh) * | 2017-04-27 | 2018-11-13 | 瑞昱半导体股份有限公司 | 电路编码方法与电路架构的辨识方法 |
CN108804724B (zh) * | 2017-04-27 | 2021-12-10 | 瑞昱半导体股份有限公司 | 电路编码方法与电路架构的辨识方法 |
CN107517055A (zh) * | 2017-08-16 | 2017-12-26 | 宁波大学 | 一种cmos数字逻辑电路的设计方法 |
CN107517055B (zh) * | 2017-08-16 | 2020-07-03 | 宁波大学 | 一种cmos数字逻辑电路的设计方法 |
CN113435158A (zh) * | 2021-07-14 | 2021-09-24 | 成都华大九天科技有限公司 | 一种重建电路并联子结构的方法 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101814106A (zh) | 一种分层次的电路提取方法 | |
Devadas et al. | On the verification of sequential machines at differing levels of abstraction | |
KR20170123708A (ko) | 회로 스텐실들의 발생 및 인스턴스화를 이용한 집적 회로 설계 | |
Rao et al. | Switch-level timing simulation of MOS VLSI circuits | |
CN101753011B (zh) | 适用于spice级仿真的电荷泵电路的行为级模型的建模方法 | |
US20100153893A1 (en) | Constraint management and validation for template-based circuit design | |
Cheremisinov et al. | Extracting a logic gate network from a transistor-level CMOS circuit | |
CN1971535A (zh) | 基于时间安全输入输出自动机的测试方法及系统 | |
US7587305B2 (en) | Transistor level verilog | |
Cheremisinov et al. | Subcircuit pattern recognition in transistor level circuits | |
Bose et al. | Logic systems for path delay test generation | |
CN102436525B (zh) | 一种集成电路设计过程中多节点并行自动修复保持时间违例的方法 | |
US7216321B2 (en) | Pattern recognition in an integrated circuit design | |
Ramachandran | An improved switch-level simulator for MOS circuits | |
Afonso et al. | Analysis of short-circuit conditions in logic circuits | |
Paul et al. | VERILAT: Verification using logic augmentation and transformations | |
Steinbach et al. | Synthesis for full testability of partitioned combinational circuits using boolean differential calculus | |
Cheremisinova et al. | Graph-Based Recognition of High-Level Structures in Transistor Circuits | |
Thatcher et al. | Automatic partitioning and dynamic mixed-mode simulation | |
CN101609481B (zh) | 一种基于直流通路模块和强联通分量的快速电路划分方法 | |
CN102486806A (zh) | 网表子电路多级交换信息的描述方法 | |
US20050125185A1 (en) | Multiple level transistor abstraction for dynamic circuits | |
CN1361428A (zh) | 电路时延测试方法 | |
Mishra | Bidirectional edges problem: Part I—A simple algorithm | |
Chung et al. | System identification of discrete event systems |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: KUNSHAN CHUANGTONG MICRO-ELECTRONIC CO., LTD. Free format text: FORMER OWNER: YANG LEI Effective date: 20110328 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 200001 12/F, NO. 61, NANJING EAST ROAD, HUANGPU DISTRICT, SHANGHAI TO: 215300 ROOM 619, TOWER A, MODERN PLAZA, NO. 18, WEIYE ROAD, KUNSHAN DEVELOPMENT ZONE, KUNSHAN CITY, JIANGSU PROVINCE |
|
TA01 | Transfer of patent application right |
Effective date of registration: 20110328 Address after: Room 619, block A, Modern Plaza, 18 Albert Road, Kunshan Development Zone, Jiangsu, Kunshan, 215300 Applicant after: Kunshan Chuangtong Microelectronics Co.,Ltd. Address before: 200001, 12 floor, No. 61 East Huangpu District Road, Shanghai, Nanjing Applicant before: Yang Lei |
|
C12 | Rejection of a patent application after its publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20100825 |