CN101778034A - Loading method and loading control device for a plurality of digital signal processors - Google Patents
Loading method and loading control device for a plurality of digital signal processors Download PDFInfo
- Publication number
- CN101778034A CN101778034A CN200910076568A CN200910076568A CN101778034A CN 101778034 A CN101778034 A CN 101778034A CN 200910076568 A CN200910076568 A CN 200910076568A CN 200910076568 A CN200910076568 A CN 200910076568A CN 101778034 A CN101778034 A CN 101778034A
- Authority
- CN
- China
- Prior art keywords
- dsp
- loading
- loaded
- processor
- load
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The invention discloses a loading method and a loading device for a plurality of digital signal processors (DSPs). The method of the invention comprises the following steps: when a processor receives a DSP loading command, the processor triggers a switching control chip to form a virtual local area network VLAN by a plurality of subordinate DSPs and the processor; the processor determines a DSPs to be loaded and a loaded file according to the DSP loading command; and the processor transmits the loaded file to the Ethernet ETH interface of the DSPs to be loaded through the VLAN, thus realizing loading of the plurality of DSPs. By using the invention, the processor responsible for DSP loading and the DSPs to be loaded are assigned to the same VLAN, and through the ETH interface on each DSP, the processor transmits each loaded file to each DSP to be loaded through the VLAN, thus realizing loading of the plurality of DSPs based on an ether mode.
Description
Technical field
The present invention relates to communication technical field, particularly a kind of loading method of multi-digital signal processor and add load control.
Background technology
Along with the continuous development of the communication technology, DSP (Digital Signal Processor, digital signal processor) has obtained extensive use.In recent years, along with 3G (3
RdGeneration, the 3G (Third Generation) Moblie technology) technology and IP (Internet Protocol, Internet Protocol) broad application, the performance of DSP and complexity are also improving constantly, the increasing universal standard outer if new interface such as ETH (Ethernet interface), the SRIO (Serial Rapid I/O, the quick I/O of serial) etc. of supporting.Meanwhile, also exist some legacy interfaces such as HPI (Host Port Interface, host interface), DSI (DisplaySerial Interface, display serial line interface) etc. to be rejected gradually on the DSP.These legacy interfaces in the DSP processing scheme as the interface between main frame be used to load the DSP program with afterwards with main frame between communicate by letter.But in having the complication system of a plurality of DSP, this traditional interface generally adopts the intermediate link conversion to receive on the processor, can influence the integrated circuit board size, increases the wiring difficulty, brings very big limitation to hardware designs.
During existing DSP used, DSP supported legacy interface and can load DSP by these legacy interfaces.In traditional design, owing to can directly load DSP by processor, therefore can adopt processor directly to be connected with a plurality of DSP or processor by intermediate logic device and a plurality of DSP ways of connecting, by the loading of each DSP of sheet selected control system, its common flow process is as follows:
At first, carry out on processor and load initialization, this loading initialization is used for load driver, and Resources allocation is prepared for loading DSP.
Secondly, resolve command after processor receives loading command, then according to the sequential of DSP interface, the load document of correspondence is written in the internal memory of DSP, perhaps assist to realize that by other devices Loading Control are written in the internal memory of DSP with the load document with correspondence;
The 3rd, when all load document write finish after, processor by with the DSP interface, the signal to DSP sends agreement triggers DSP and begins to load.
If load a plurality of DSP, then need processor to utilize each interface that is connected with DSP or a plurality of choosings of an interface to realize the loading of one-to-many successively.
In the above-mentioned loading scheme, the DSP side needs HPI, legacy interfaces such as DSI, and it operates mainly in the processor side and finishes, and directly visits hosting space, realizes simple.But there is following shortcoming in it: need to rely on the interface on the DSP, have only on the chip that has host interface and could use, and present many chips are in order to reduce cost and power consumption, it is low to have given up this performance rate, uncurrent host interface, therefore this scheme will not be suitable for new processor chips, limit the type selecting scope of dsp chip greatly.In addition, owing to the limitation of host interface, certainly will will take the resource of a lot of main frames.Such as, under many DSP situation, adopt the HPI interface need reserve more address space and chip selection signal.And, do not have unified standard for the design of hardware because various host interface are inconsistent, and causing and transplant multiplexing difficultly, versatility is bad; The synchronous signal quality requirement is also than higher, and for wiring, the distribution of device all has certain requirement, and limitation is big; For some other interface, DSI interface for example, its address addressing space is limited, often need load by means of the mode of sliding window, and is not general; Host interface loads for space target on traditional sheet and does not have problems, but external memory has been used in the DSP space more and more at present, directly utilizes this moment traditional host interface to load the problem that will have the external memory inaccessible.
Summary of the invention
The invention provides a kind of loading method and add load control of multi-digital signal processor, be used to realize that the many DSP based on the ether mode load.
The invention provides a kind of loading method of multi-digital signal processor, comprising:
When processor receives the DSP loading command, trigger the exchange control chip subordinate's a plurality of DSP and described processor are formed a virtual LAN VLAN;
Described processor is determined DSP to be loaded and load document according to described DSP loading command;
Described processor by described VLAN with described load document send to described DSP to be loaded with big net ETH interface, realize the loading of many DSP.
Wherein, when described processor receives the DSP loading command, before a plurality of DSP and virtual LAN VLAN of described processor composition of triggering exchange control chip with the subordinate, also comprise:
Described processor initialization global information is set up and configuration loading simulation server.
Wherein, when described processor receives the DSP loading command, when triggering the exchange control chip a plurality of DSP of subordinate being formed a virtual LAN VLAN with described processor, also comprise: trigger exchange control chip basic VLAN of DSP composition other processors in described processor, the network and described other processors subordinate.
Wherein, described processor determines that according to described DSP loading command DSP to be loaded and load document comprise:
Described processor is resolved the parameter in the described DSP loading command, determines the DSP of loading and loaded with standard file to be loaded;
Described processor adds spreading parameter in described loaded with standard file, generate load document.
Wherein, described spreading parameter comprises DSP positional information and/or configuration parameter; Comprise the configuration that can use external memory to DSP in the described configuration parameter, described can have the highest loading priority with the configuration of external memory to DSP.
Wherein, described processor comprises the Ethernet ETH interface that described load document sends to described DSP to be loaded by described VLAN:
Described processor triggers described DSP to be loaded and enters loading mode;
Described processor receives the bootp packet that described DSP to be loaded broadcasts in described VLAN;
Described processor obtains the address of described DSP to be loaded according to described bootp packet;
The virtual DHCP function by virtual server of described processor sends to the Ethernet ETH interface of described DSP to be loaded with described load document, realizes the loading of DSP.
Wherein, the DHCP function of described processor by virtual server, described load document is sent to the Ethernet ETH interface of described DSP to be loaded after, also comprise:
Described processor receives the information that described DSP to be loaded sends, and whether the DSP positional information of whether carrying in true(-)running and the described load document after loading according to the described DSP of described Information Authentication is correct.
Wherein, described processor also comprises after by described VLAN described load document being sent to the Ethernet ETH interface of described DSP to be loaded:
The exchange control chip recovery network topology that triggers described processor arrives the state before the described VLAN of composition.
The present invention also provides a kind of DSP add load control, comprising:
Load pretreatment unit, when being used to receive the DSP loading command, triggering the exchange control chip subordinate's a plurality of DSP and described processor are formed a virtual LAN VLAN;
Command resolution unit is used to resolve described DSP loading command, determines DSP to be loaded and load document;
The DSP loading unit is used for by described VLAN described load document being sent to the Ethernet ETH interface of described DSP to be loaded, realizes the loading of many DSP.
Wherein, also comprise:
Load initialization unit, be used for the initialization global information, set up and configuration loading simulation server.
Wherein, described loading pretreatment unit also is used for triggering the exchange control chip other processors of described processor, network and described other processors subordinate's DSP is formed a basic VLAN.
Wherein, described command resolution unit comprises:
Resolve subelement, be used for resolving the parameter of described DSP loading command, determine the DSP of loading and loaded with standard file to be loaded;
Load document generates subelement, is used for adding spreading parameter at described loaded with standard file, generates load document.
Wherein, described DSP loading unit comprises:
Trigger subelement, be used to trigger described DSP to be loaded and enter loading mode;
Packet receives subelement, is used to receive the bootp packet that described DSP to be loaded broadcasts in described VLAN;
The address obtains subelement, is used for obtaining according to described bootp packet the address of described DSP to be loaded;
Load subelement, be used for DHCP function, described load document is sent to the Ethernet ETH interface of described DSP to be loaded, realize the loading of DSP by virtual server.
Wherein, described DSP loading unit also comprises:
Load the checking subelement, be used to receive the information that described DSP to be loaded sends, whether the DSP positional information of whether carrying in true(-)running and the described load document after loading according to the described DSP of described Information Authentication is correct.
Wherein, also comprise:
Load the end process unit, be used for after described DSP loading unit loads end, triggering exchange control chip recovers network topology to the described VLAN of composition state before.
Compared with prior art, the present invention has the following advantages:
The processor and the DSP to be loaded that are responsible for the DSP loading are divided among the same VLAN, and, by VLAN load document are sent among each DSP to be loaded, realized loading based on many DSP of ether mode by processor by the ETH interface on each DSP.
Description of drawings
In order to be illustrated more clearly in the technical scheme of the embodiment of the invention, the accompanying drawing of required use is done to introduce simply in will describing embodiment below, apparently, accompanying drawing in describing below only is some embodiments of the present invention, for those of ordinary skills, under the prerequisite of not paying creative work, can also obtain other accompanying drawing according to these accompanying drawings.
Fig. 1 is the flow chart of many DSP loading method among the present invention;
Fig. 2 is the network scenarios schematic diagram that many DSP loading method is used among the present invention;
Fig. 3 is the signaling process figure of many DSP loading method among the present invention;
Fig. 4 is that the VLAN of many DSP loading method among the present invention divides schematic diagram;
Fig. 5 be among the present invention in the load document of standard the schematic diagram of spreading parameter;
Fig. 6 is the structural representation of DSP add load control among the present invention;
Fig. 7 is another structural representation of DSP add load control among the present invention.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the invention, the technical scheme in the embodiment of the invention is clearly and completely described, obviously, described embodiment only is a part of embodiment of the present invention, rather than whole embodiment.Based on the embodiment among the present invention, those of ordinary skills belong to the scope of protection of the invention not making the every other embodiment that is obtained under the creative work prerequisite.
At present, the interface of DSP and main frame is finished by the general Peripheral Interface of high speed modular more and more, and hardware and software has all had corresponding support.In the application of actual complex system, there are a plurality of main frames and a plurality of DSP, therefore when adopting the DSP loading scheme of ether interface, need to determine to adopt which kind of network architecture could solve the many DSP of the many main frames loading problem that coexists, make simultaneously that hardware designs is general to simplify.In addition, behind building network, also need to solve following problem: how the conflict of the many DSP of many main frames and each DSP can obtain load document, the corresponding one's own positional information of acquisition from correct main frame and can in time circulate a notice of the state of oneself to the main frame of administration oneself after loading.The problem of access external memory when in addition, also needing to solve the DSP loading.Consider that later development trend is the unitized and standardization of interface, the DSP host interface of each producer is gradually to a kind of standardized interface development.It seems that at present ether interface is the most general peripheral hardware, load DSP by the ether mode and have obvious superiority and versatility, is the main flow that following main frame loads DSP
At above demand, the invention provides the loading method of a kind of multi-digital signal processor DSP, realize loading based on many DSP of ether mode, as shown in Figure 1, comprising:
When step s101, processor receive the DSP loading command, trigger the exchange control chip subordinate's a plurality of DSP and processor are formed a virtual LAN VLAN.
Step s102, processor are determined DSP to be loaded and load document according to the DSP loading command.
Step s103, processor send to the Ethernet ETH interface of DSP to be loaded by VLAN with load document, realize the loading of many DSP.
Below in conjunction with a concrete application scenarios, the embodiment of multi-digital signal processor DSP loading method among the present invention is described.With scene shown in Figure 2 is example, processor on each main frame respectively with different ETH SW (ETH Switch, Ethernet switching chip) be connected, be connected with one or more DSP under each ETH SW, each DSP all has the ETH interface and is connected with ETHSW by the ETH interface.Wherein, the loading of the DSP under each ETH SW is responsible for by the processor that is connected with this ETH SW.
As shown in Figure 3, be that H1, Ethernet switching chip are example for ETH SW1 with the processor, the many DSP loading method among the present invention comprises:
Step s301, processor receive the DSP loading command.
Step s302, processor send the VLAN request to Ethernet switching chip ETH SW1, trigger ETH SW1 and set up VLAN.
Concrete, processor is after ETH SW1 sends the VLAN request, ETH SW1 finishes network construction and configuration feature, comprising repartitioning network configuration, processor is formed a VLAN with the DSP that belongs to its administration, make the loading flow process of this DSP in this VLAN, finish, be not subjected to the influence of signaling and message in other networks., the DSP under processor H1 and other processors and other processors is divided among the basic VLAN simultaneously in order to guarantee the communication of processor with other equipment in the network, make processor H1 can with other equipment proper communications in the network.This control ETH SW1 carries out the operation that VLAN divides, can be by processor by realizing to the corresponding executable command of ETH SW1 transmission with the interface that ETH SW1 connects.The example that VLAN divides is as shown in Figure 4: the DSP that processor H1 and processor H1 are administered down is divided among the VLAN1, simultaneously the DSP under processor H1 and other processors and other processors is divided among the VLAN BASE.
Step s303, processor are determined DSP to be loaded and load document.
Concrete, processor is resolved the DSP loading command receive, the command parameter that obtains according to parsing (comprise in the command parameter DSP to be loaded number, to be loaded be which DSP, the DSP to be loaded file that will load etc.) determine DSP to be loaded and loaded with standard file to be loaded.Be that DSP-n is that example describes with DSP to be loaded in the embodiments of the invention.Processor is handled the load document of standard according to resolving the command parameter that the DSP loading command obtains.Can add spreading parameter in the specific location of the load document of standard according to form during processing.Spreading parameter point of addition one for example shown in Figure 5, among Fig. 5, data segment and code segment have been formed the load document of standard; Spreading parameter has been added to the load document back of standard.Can certainly add other position to, the present invention does not limit at this.Spreading parameter can comprise DSP positional information, configuration parameter etc., can delete as required.For example in order to realize the visit of DSP to external memory, can in configuration parameter, increase the configuration that to use external memory to DSP, this can have the highest loading priority to DSP with the configuration of external memory, be loaded at first in the DSP loading procedure, makes that DSP can be addressable external memory after loading beginning.
Step s304, processor trigger DSP-n and enter the loading flow process.For example, can take to enter the loading flow process by reset trigger DSP-n, promptly send reset signal to DSP-n DSP-n is resetted, DSP-n will enter the loading flow process automatically after resetting.
Step s305, DSP-n answer processor H1 enter loading mode.
Step s306, DSP-n broadcasting bootp (bootstrap protocol, Bootstrap Protocol) bag.Because DSP-n is positioned at VLAN1, therefore have only the equipment in the VLAN1 can receive the bootp bag that DSP-n broadcasts.
Step s307, processor H1 receive the bootp bag, obtain the MAC Address of DSP-n, the IP address of virtual DHCP Server and virtual DSP.
Load interaction flow between step s308, processor H1 and DSP-n.
Concrete, utilize the ICP/IP protocol of standard on the processor, as DHCP Server, according to the IP address of DSP, load document is in DSP with self, and the file after the loading is arranged in the internal memory of DSP, and DSP brings into operation from the core position of appointment automatically.
Step s309, DSP-n loaded are to processor H1 send state information.
Concrete, because loading, above-mentioned DSP can guarantee that load document is loaded into DSP, whether whether positional information normal and DSP is correct and can not confirm to load the back dsp operation.Therefore, in order to increase the reliability that DSP loads, after loading, added DSP the affirmation mechanism between processor and the DSP among the present invention.Utilize this mechanism to verify whether correctly to start operation and DSP positional information after DSP loads whether correct, with guarantee DSP accurately access network also move.Concrete, after DSP loads, calculate the MAC and the IP address of processor by positional information, send corresponding information to processor with correct IP address, processor is judged above-mentioned two states of DSP according to this.
Step s310, processor H1 receive the state information that DSP-n sends, and carry out respective handling; This processing comprises dsp operation after confirm loading, and whether whether positional information normal and DSP is correct.
Step s311, processor H1 send the VLAN request to Ethernet switching chip ETH SW1, the network settings state before triggering ETH SW1 recovery network arrives.This control ETH SW1 carries out the operation that VLAN removes, can be by processor by realizing to the corresponding executable command of ETH SW1 transmission with the interface that ETH SW1 connects.
In the method provided by the invention, the processor and the DSP to be loaded that are responsible for the DSP loading are divided among the same VLAN, and by the ETH interface on each DSP, load document is sent among each DSP to be loaded by VLAN by processor, realized loading based on many DSP of ether mode.Concrete, by divide VLAN and make main frame and each DSP in VLAN alternately, guaranteed that the DSP loading procedure is not subjected to the influence of other irrelevant messages in the network or signaling, and DSP can obtain load document from correct host-processor; By in load document, adding the DSP positional information, realized the accurate management of DSP; Load interaction mechanism between aft engine processor and DSP by increasing DSP, guaranteed that host-processor can in time understand the state of DSP; At last, by in the DSP load document, adding configuration, make DSP can when loading, visit external memory about external memory.
The present invention also provides a kind of DSP add load control, as shown in Figure 6, comprising:
Concrete, in the DSP add load control of the present invention, can also comprise:
Load end process unit 50, be used for after DSP loading unit 30 loads end, triggering exchange control chip recovers network topology to composition VLAN state before.
In addition, load pretreatment unit 10 and can also be used for triggering the exchange control chip other DSP add load controls of this DSP add load control, network and basic VLAN of DSP composition of other DSP add load control subordinaties.
In addition, command resolution unit 20 can comprise:
Load document generates subelement 22, is used for adding spreading parameter at described loaded with standard file, generates load document.
In addition, DSP loading unit 30 can comprise:
Packet receives subelement 32, is used to receive the bootp packet that described DSP to be loaded broadcasts in described VLAN;
The address obtains subelement 33, is used for obtaining according to described bootp packet the address of described DSP to be loaded;
DSP add load control among the present invention can be for being responsible for the processor that DSP loads.
In the device provided by the invention, the processor and the DSP to be loaded that are responsible for the DSP loading are divided among the same VLAN, and by the ETH interface on each DSP, load document is sent among each DSP to be loaded by VLAN by processor, realized loading based on many DSP of ether mode.Concrete, by divide VLAN and make main frame and each DSP in VLAN alternately, guaranteed that the DSP loading procedure is not subjected to the influence of other irrelevant messages in the network or signaling, and DSP can obtain load document from correct host-processor; By in load document, adding the DSP positional information, realized the accurate management of DSP; Load interaction mechanism between aft engine processor and DSP by increasing DSP, guaranteed that host-processor can in time understand the state of DSP; At last, by in the DSP load document, adding configuration, make DSP can when loading, visit external memory about external memory.
Above-mentioned module can be distributed in a device, also can be distributed in multiple arrangement.Above-mentioned module can be merged into a module, also can further split into a plurality of submodules.
Through the above description of the embodiments, those skilled in the art can be well understood to the present invention and can realize by hardware, also can realize by the mode that software adds necessary general hardware platform.Based on such understanding, technical scheme of the present invention can embody with the form of software product, it (can be CD-ROM that this software product can be stored in a non-volatile memory medium, USB flash disk, portable hard drive etc.) in, comprise some instructions with so that computer equipment (can be personal computer, server, the perhaps network equipment etc.) carry out the described method of each embodiment of the present invention.
It will be appreciated by those skilled in the art that accompanying drawing is the schematic diagram of a preferred embodiment, module in the accompanying drawing or flow process might not be that enforcement the present invention is necessary.
It will be appreciated by those skilled in the art that the module in the device among the embodiment can be distributed in the device of embodiment according to the embodiment description, also can carry out respective change and be arranged in the one or more devices that are different from present embodiment.The module of the foregoing description can be merged into a module, also can further split into a plurality of submodules.
The invention described above embodiment sequence number is not represented the quality of embodiment just to description.
More than disclosed only be several specific embodiment of the present invention, still, the present invention is not limited thereto, any those skilled in the art can think variation all should fall into protection scope of the present invention.
Claims (15)
1. the loading method of a multi-digital signal processor DSP is characterized in that, comprising:
When processor receives the DSP loading command, trigger the exchange control chip subordinate's a plurality of DSP and described processor are formed a virtual LAN VLAN;
Described processor is determined DSP to be loaded and load document according to described DSP loading command;
Described processor sends to the Ethernet ETH interface of described DSP to be loaded by described VLAN with described load document, realizes the loading of many DSP.
2. the method for claim 1 is characterized in that, when described processor receives the DSP loading command, before a plurality of DSP and virtual LAN VLAN of described processor composition of triggering exchange control chip with the subordinate, also comprises:
Described processor initialization global information is set up and configuration loading simulation server.
3. the method for claim 1, it is characterized in that, when described processor receives the DSP loading command, when triggering the exchange control chip a plurality of DSP of subordinate being formed a virtual LAN VLAN with described processor, also comprise: trigger exchange control chip basic VLAN of DSP composition other processors in described processor, the network and described other processors subordinate.
4. method as claimed in claim 1 or 2 is characterized in that, described processor determines that according to described DSP loading command DSP to be loaded and load document comprise:
Described processor is resolved the parameter in the described DSP loading command, determines the DSP of loading and loaded with standard file to be loaded;
Described processor adds spreading parameter in described loaded with standard file, generate load document.
5. method as claimed in claim 4 is characterized in that described spreading parameter comprises DSP positional information and/or configuration parameter; Comprise the configuration that can use external memory to DSP in the described configuration parameter, described can have the highest loading priority with the configuration of external memory to DSP.
6. method as claimed in claim 4 is characterized in that, described processor comprises the Ethernet ETH interface that described load document sends to described DSP to be loaded by described VLAN:
Described processor triggers described DSP to be loaded and enters loading mode;
Described processor receives the bootp packet that described DSP to be loaded broadcasts in described VLAN;
Described processor obtains the address of described DSP to be loaded according to described bootp packet;
The DHCP function of described processor by virtual server sends to the Ethernet ETH interface of described DSP to be loaded with described load document, realizes the loading of DSP.
7. method as claimed in claim 6 is characterized in that, the virtual DHCP function by virtual server of described processor, described load document is sent to the Ethernet ETH interface of described DSP to be loaded after, also comprise:
Described processor receives the information that described DSP to be loaded sends, and whether the DSP positional information of whether carrying in true(-)running and the described load document after loading according to the described DSP of described Information Authentication is correct.
8. as claim 1 or 6 described methods, it is characterized in that described processor also comprises after by described VLAN described load document being sent to the Ethernet ETH interface of described DSP to be loaded:
The exchange control chip recovery network topology that triggers described processor arrives the state before the described VLAN of composition.
9. a DSP add load control is characterized in that, comprising:
Load pretreatment unit, when being used to receive the DSP loading command, triggering the exchange control chip subordinate's a plurality of DSP and described DSP add load control are formed a virtual LAN VLAN;
Command resolution unit is used to resolve described DSP loading command, determines DSP to be loaded and load document;
The DSP loading unit is used for by described VLAN described load document being sent to the Ethernet ETH interface of described DSP to be loaded, realizes the loading of many DSP.
10. device as claimed in claim 9 is characterized in that, also comprises:
Load initialization unit, be used for the initialization global information, set up and configuration loading simulation server.
11. device as claimed in claim 9, it is characterized in that, described loading pretreatment unit also is used for triggering the exchange control chip other DSP add load controls of described DSP add load control, network and described other DSP add load control subordinaties' DSP is formed a basic VLAN.
12. device as claimed in claim 9 is characterized in that, described command resolution unit comprises:
Resolve subelement, be used for resolving the parameter of described DSP loading command, determine the DSP of loading and loaded with standard file to be loaded;
Load document generates subelement, is used for adding spreading parameter at described loaded with standard file, generates load document.
13., it is characterized in that described DSP loading unit comprises as claim 9 or 10 described devices:
Trigger subelement, be used to trigger described DSP to be loaded and enter loading mode;
Packet receives subelement, is used to receive the bootp packet that described DSP to be loaded broadcasts in described VLAN;
The address obtains subelement, is used for obtaining according to described bootp packet the address of described DSP to be loaded;
Load subelement, be used for DHCP function, described load document is sent to the Ethernet ETH interface of described DSP to be loaded, realize the loading of DSP by virtual server.
14. device as claimed in claim 13 is characterized in that, described DSP loading unit also comprises:
Load the checking subelement, be used to receive the information that described DSP to be loaded sends, whether the DSP positional information of whether carrying in true(-)running and the described load document after loading according to the described DSP of described Information Authentication is correct.
15. device as claimed in claim 9 is characterized in that, also comprises:
Load the end process unit, be used for after described DSP loading unit loads end, triggering exchange control chip recovers network topology to the described VLAN of composition state before.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009100765680A CN101778034B (en) | 2009-01-09 | 2009-01-09 | Loading method and loading control device for a plurality of digital signal processors |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009100765680A CN101778034B (en) | 2009-01-09 | 2009-01-09 | Loading method and loading control device for a plurality of digital signal processors |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101778034A true CN101778034A (en) | 2010-07-14 |
| CN101778034B CN101778034B (en) | 2011-12-21 |
Family
ID=42514365
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2009100765680A Active CN101778034B (en) | 2009-01-09 | 2009-01-09 | Loading method and loading control device for a plurality of digital signal processors |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101778034B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102890635A (en) * | 2011-07-20 | 2013-01-23 | 中兴通讯股份有限公司 | Method and device for loading digital signal processor |
| CN107343057A (en) * | 2017-06-30 | 2017-11-10 | 中国航空工业集团公司雷华电子技术研究所 | A kind of C6678 Ethernet loading methods of IP address flexibility and changeability |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1248450C (en) * | 2003-06-30 | 2006-03-29 | 港湾网络有限公司 | Wideband connection switch |
| CN101262426A (en) * | 2008-04-28 | 2008-09-10 | 艾诺通信系统（苏州）有限责任公司 | DSP resource management method in IP multimedia system |
-
2009
- 2009-01-09 CN CN2009100765680A patent/CN101778034B/en active Active
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102890635A (en) * | 2011-07-20 | 2013-01-23 | 中兴通讯股份有限公司 | Method and device for loading digital signal processor |
| CN102890635B (en) * | 2011-07-20 | 2018-01-30 | 中兴通讯股份有限公司 | The loading method and device of a kind of digital signal processor |
| CN107343057A (en) * | 2017-06-30 | 2017-11-10 | 中国航空工业集团公司雷华电子技术研究所 | A kind of C6678 Ethernet loading methods of IP address flexibility and changeability |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101778034B (en) | 2011-12-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103534984A (en) | Port setting method, apparatus and computer program product for routing | |
| CN102546778B (en) | Agent-based cross-platform wireless network access controller multi-board communication method | |
| CN107666493B (en) | Database configuration method and equipment thereof | |
| EP3787232A1 (en) | Network configuration method, device, and system | |
| CN111800326A (en) | Message transmission method and device, processing node and storage medium | |
| CN109947591B (en) | Database remote disaster recovery system and deployment method and device thereof | |
| CN101917281B (en) | Automatic collocation method for network cards | |
| CN103957288A (en) | Method, device and equipment for IP address dynamic allocation | |
| CN103634225A (en) | Service bandwidth expansion method in cloud computing network virtualization | |
| CN105634896A (en) | Single-host polycyclic MOST network communication system | |
| CN101808010B (en) | Equipment management method and equipment management device and main control board | |
| EP3820083A1 (en) | Physical function multiplexing method and apparatus and computer storage medium | |
| CN105677605A (en) | Highly-efficient interconnected system capable of configuring chips and realization system thereof and device | |
| CN102474873A (en) | An apparatus and a method for resource contention | |
| CN101778034B (en) | Loading method and loading control device for a plurality of digital signal processors | |
| CN109819064B (en) | Method for communication between modules, operating system module and conference panel | |
| CN115348126A (en) | Network target range entity equipment access method, device and implementation system | |
| EP4145729A1 (en) | Port state configuration method, apparatus, system, and storage medium | |
| CN1988553A (en) | Method and device for realizing field name registration | |
| US8386584B2 (en) | Multimedia processing control apparatus and multimedia processing control method | |
| CN101369191B (en) | Multicomputer switching mechanism and implementing method | |
| CN101404609B (en) | Data exchange method, apparatus and system | |
| EP2464062A1 (en) | Method for switch device establishing topology structure, switch device and stacking system thereof | |
| CN102761629B (en) | The method of dns server address, Apparatus and system are set | |
| CN112104509B (en) | Configuration device and method of server |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C57 | Notification of unclear or unknown address | ||
| DD01 | Delivery of document by public notice |
Addressee: Wu Guoxin Document name: Notification of Passing Preliminary Examination of the Application for Invention |
|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |