CN101771658B - High speed protocol mapping interface and realization method thereof - Google Patents

High speed protocol mapping interface and realization method thereof Download PDF

Info

Publication number
CN101771658B
CN101771658B CN 200810098898 CN200810098898A CN101771658B CN 101771658 B CN101771658 B CN 101771658B CN 200810098898 CN200810098898 CN 200810098898 CN 200810098898 A CN200810098898 A CN 200810098898A CN 101771658 B CN101771658 B CN 101771658B
Authority
CN
China
Prior art keywords
frame
layer protocol
high speed
control
state machine
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN 200810098898
Other languages
Chinese (zh)
Other versions
CN101771658A (en
Inventor
张利洲
李大鹏
李健
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AVIC No 631 Research Institute
Original Assignee
AVIC No 631 Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AVIC No 631 Research Institute filed Critical AVIC No 631 Research Institute
Priority to CN 200810098898 priority Critical patent/CN101771658B/en
Publication of CN101771658A publication Critical patent/CN101771658A/en
Application granted granted Critical
Publication of CN101771658B publication Critical patent/CN101771658B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention relates to a high speed protocol mapping interface and a realization method thereof, which solves the technical problems of incapability of being used in special conditions, relative redundancy in support of high layer protocol and incomplete support for some special service. The realization method has the steps as follows: performing parallel treatment on three parts of an FC frame; increasing control interfaces for the high layer protocol; increasing parts of controlling the high layer protocol in a state machine; and ensuring transparent treatment on a host interface part. The invention has higher protocol expandability, and improves organization and analysis efficiencies of the frame.

Description

A kind of high speed protocol mapping interface and its implementation
Technical field
The present invention relates to a kind of high speed protocol mapping interface and its implementation.
Background technology
The FC communication technology is a kind of optical communication technique that proposes towards the requirement of storage area network, has in the aviation electronics field comparatively widely to use.But the application at home of FC technology all is limited to the black box mode, this mainly be because following some:
1, key technology is all controlled by external some communication manufacturers or technological associations, and it has carried out blockade on new techniques to country or company without this technology.
2, general FC technology all is to provide towards general field, can not be applied to special environment, for example, and high temperature, severe cold, vibrations, the environment such as corrosion.
3, general FC technology is relatively more redundant in the support of upper-layer protocol in addition, can not meet the demands fully for the application scenario of highly reliable high speed.
4, perfect not for the support of some special services, such as registering functional of implicit expression etc.
The service that 5, need to clearly need to forbid for some special applications has also realized, has limited its application scenario.
Summary of the invention
Purpose of the present invention is for providing a kind of high speed protocol mapping interface and its implementation, higher agreement extensibility, the tissue that has improved frame and analyzing efficiency, its solved in the support that can not be applied to particular surroundings, upper-layer protocol relatively more redundant, for the perfect not technical problem of the support of some special services.
Technical solution of the present invention is:
A kind of high speed protocol mapping interface, its different part is:
Comprise the control of FC frame, upper-layer protocol head, FC frame payload, four functional modules of state machine; Wherein, the control of FC frame, upper-layer protocol head, FC frame payload link to each other with state machine respectively, realize automatic transmission and the automatic reception of the control of FC frame, upper-layer protocol head, FC frame payload and state machine.
A kind of method that realizes high speed protocol mapping interface as claimed in claim 1, its special character is to comprise following steps:
1] the FC frame is carried out three part parallels and process, comprise the control of FC frame, upper-layer protocol head and FC frame payload;
2] control interface of increase upper-layer protocol;
3] increase the part of controlling about upper-layer protocol in the state machine, automatic transmission and the automatic reception of the various piece of the FC frame after hinting obliquely at the realization upper-layer protocol, the processing expenditure of reduction software.
Said method comprises step 4] host interface is partly accomplished transparent processing.
The present invention has following advantage:
The present invention is in a kind of interface architecture that adopts that realizes the upper-layer protocol mapping interface, in conjunction with the software and hardware function, has realized the mapping interface of upper-layer protocol possessing simultaneously following advantage in a kind of comparatively simple mode:
1, higher agreement extensibility need to not increase extra parts at hardware and just can satisfy the needs that a plurality of upper-layer protocols are hinted obliquely at;
2, improve tissue and the analyzing efficiency of frame, can satisfy the high efficiency requirement of protocol processes;
3, possess simple access control interface, can pass through the less external multiple different interface of change, comprise pci bus, memory bus etc.
4, can reduce the design work amount, guarantee to possess preferably versatility.
Description of drawings
Fig. 1 is structural representation of the present invention.
Embodiment
Referring to Fig. 1, the present invention is a kind of high speed protocol mapping interface and its implementation.
Wherein the FC high speed protocol mapping interface includes the control of FC frame, upper-layer protocol head, FC frame payload and four functional modules of state machine; Wherein, the control of FC frame, upper-layer protocol head, FC frame payload link to each other with state machine respectively, realize automatic transmission and the automatic reception of the control of FC frame, upper-layer protocol head, FC frame payload and state machine.
The present invention realizes the method for above-mentioned high speed protocol mapping interface, comprises following steps:
1] the FC frame is carried out three section processes, comprise the control of FC frame, upper-layer protocol head and FC frame payload; Process bus realization different piece by agreement association and independently control, increase the hardware concurrent disposal ability, to realize higher agreement extensibility.
2] increase the control interface of upper-layer protocol, just can realize hinting obliquely at of different upper-layer protocols by change software so that need not hardware change.
3] increase the part of controlling about upper-layer protocol in the state machine, automatic transmission and the automatic reception of the various piece of the FC frame after hinting obliquely at the realization upper-layer protocol reduce the processing expenditure of software to resource and time.
3] host interface is partly accomplished transparent processing, and the simplest memory bus interface is provided, with the simplification of guarantee using.

Claims (1)

1. a method that realizes the FC high speed protocol mapping interface is characterized in that, described FC high speed protocol mapping interface comprises the control of FC frame, upper-layer protocol head, FC frame payload, four functional modules of state machine; Wherein, the control of FC frame, upper-layer protocol head, FC frame payload link to each other with state machine respectively, realize automatic transmission and the automatic reception of the control of FC frame, upper-layer protocol head, FC frame payload and state machine; Described method comprises following steps:
1] the FC frame is carried out three part parallels and process, comprise the control of FC frame, upper-layer protocol head and FC frame payload;
2] control interface of increase upper-layer protocol;
3] increase the part of controlling about upper-layer protocol in the state machine, automatic transmission and the automatic reception of the various piece of the FC frame after hinting obliquely at the realization upper-layer protocol, the processing expenditure of reduction software.
CN 200810098898 2008-12-31 2008-12-31 High speed protocol mapping interface and realization method thereof Active CN101771658B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200810098898 CN101771658B (en) 2008-12-31 2008-12-31 High speed protocol mapping interface and realization method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200810098898 CN101771658B (en) 2008-12-31 2008-12-31 High speed protocol mapping interface and realization method thereof

Publications (2)

Publication Number Publication Date
CN101771658A CN101771658A (en) 2010-07-07
CN101771658B true CN101771658B (en) 2013-03-13

Family

ID=42504260

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200810098898 Active CN101771658B (en) 2008-12-31 2008-12-31 High speed protocol mapping interface and realization method thereof

Country Status (1)

Country Link
CN (1) CN101771658B (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004064324A1 (en) * 2003-01-10 2004-07-29 Cisco Technology, Inc. Port adapter network-analyzer
CN101175077A (en) * 2007-10-26 2008-05-07 华中科技大学 Intellectual property nucleus of optical fiber channel

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004064324A1 (en) * 2003-01-10 2004-07-29 Cisco Technology, Inc. Port adapter network-analyzer
CN101175077A (en) * 2007-10-26 2008-05-07 华中科技大学 Intellectual property nucleus of optical fiber channel

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
张利洲等.光纤通道节点端口状态机的分析、建模与仿真.《航空计算技术》.2007,第37卷(第3期),第90-93页. *
潘金都.浅谈光纤通道(FC)技术.《电视工程》.2004,第50-52页. *

Also Published As

Publication number Publication date
CN101771658A (en) 2010-07-07

Similar Documents

Publication Publication Date Title
CN102253855B (en) A kind of method and apparatus transmitting shared drive
EP2553587B1 (en) Mapping rdma semantics to high speed storage
WO2010147847A3 (en) Annotating virtual application processes
RU2008116715A (en) STATICALLY TESTED ALLOWED INTER-PROCESS EXCHANGE ISOLATED PROCESSES
CN110389936A (en) A kind of method, equipment and computer storage medium starting small routine
CN1838011A (en) Intelligent management apparatus and management method for distributed control network based on CAN bus
WO2009155433A3 (en) System and method for achieving high performance data flow among user space processes in storage systems
CN104468238A (en) Double-network-card redundancy switching method based on vxworks system
US20150242535A1 (en) Content Searching Chip and System Based on Peripheral Component Interconnect Bus
US10162778B2 (en) Universal serial bus emulation layer
EP1966709A1 (en) Port multiplier mapping apparatus, systems, and methods
CN105635079A (en) Network isolation gap data exchange system
CN103136163B (en) Protocol processor chip capable of allocating and achieving FC-AE-ASM and FC-AV protocol
CN102662910A (en) Network interaction system based on embedded system and network interaction method
CN103618667A (en) Information transfer method, access gateway and system
CN101771658B (en) High speed protocol mapping interface and realization method thereof
CN1658176A (en) Method and equipment of data communication
CN113485953A (en) Multi-core embedded system and method for realizing communication based on serial port virtualization
CN1933438A (en) System and parts for realizing communication between first part and secondary part
CN105471718A (en) Realization method of full duplex message queue
CN109120731B (en) Universal communication method, system and device
CN102004716A (en) System and method for realizing device sharing
CN108196866B (en) Firmware updating method and device
CN101043364A (en) System resource management method for telecommunication apparatus
CN101674219B (en) Communication method and device in tunnel mode of Internet security protocol intelligent card

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant