CN101764663B - Synchronous processing method, synchronous processing system for centralized type voice and voice communication processing equipment - Google Patents
Synchronous processing method, synchronous processing system for centralized type voice and voice communication processing equipment Download PDFInfo
- Publication number
- CN101764663B CN101764663B CN 200910259756 CN200910259756A CN101764663B CN 101764663 B CN101764663 B CN 101764663B CN 200910259756 CN200910259756 CN 200910259756 CN 200910259756 A CN200910259756 A CN 200910259756A CN 101764663 B CN101764663 B CN 101764663B
- Authority
- CN
- China
- Prior art keywords
- clock
- module
- reference clock
- voice
- frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The invention provides a synchronous processing method and a synchronous processing system for centralized type voice and voice communication processing equipment; wherein the method comprises the following steps: selecting command according to a datum clock, selecting one reference clock out of the multiple reference clocks as the reference clock; carrying out corresponding clock synchronization processing on the datum clock according to different voice modules of multiple voice modules to generate synchronous clock signals of corresponding voice modules; carrying out corresponding frame synchronization processing on the datum clock according to different voice modules to generate frame synchronization signals of corresponding voice modules; returning the multiple synchronous clock signals and the frame synchronization signals respectively to corresponding voice modules. In the invention, a datum clock is selected from multiple reference clocks as the datum clock, then clock synchronization and frame synchronization processing is carried out with the datum clock as the basis, so as to realize the frame synchronization signals based on the system datum clock; in addition, adjustment of frame synchronization signals are more flexible, thus better meeting requirements of the voice modules on complicated timing sequence.
Description
Technical field
The present invention relates to network communications technology field, relate in particular to a kind of synchronization processing method, system and voice communication treatment facility of centralized voice.
Background technology
Centralized voice system is to propose with respect to traditional distributed sound system, its purpose is to adopt the voice channel switching technology, multi-path voice passage between each voice module is carried out Channel Exchange, to reduce the way of voice module, reduce the cost of devices in system.Usually, in centralized voice system, the data between a plurality of voice modules can keep synchronous transmission in order to make, to guarantee that the receiving terminal voice module can receive each speech data that the transmitting terminal voice module sends exactly, the phenomenon of loss of data does not occur, centralized voice system can adopt time division multiplexing and multiplexer (Time DivisionMultiplex and Multiplexer, abbreviation TDM) technology, clock to each voice module is synchronously processed, to guarantee the synchronous transmission of data.
In prior art, the TDM synchronization processing method of centralized voice is generally: system chooses one road clock as the reference clock of whole system from the multichannel local clock of all voice modules.Each synchronous processing module respectively with this reference clock as reference clock, carry out clock synchronous and process, generate the multi-path synchronous clock signal; Then take this synchronizing clock signals of generating as reference signal, carry out frame synchronization process, the delta frame synchronizing signal returns to corresponding voice module with synchronizing clock signals and the frame synchronizing signal that generates at last.Each voice module adopts through synchronizing clock signals and frame synchronizing signal after synchronous the processing, carries out transfer of data each other, can guarantee the accuracy of transfer of data on sequential, reduces the phenomenon of loss of data.
But, there is certain defective in this synchronization processing method of prior art: for frame synchronizing signal, it can only be adjusted with the clock cycle integral multiple of reference clock, therefore in the processing procedure of frame synchronization, the clock cycle of the reference clock that usually adopts is larger, and adjustable scope is just less.And in such scheme, the synchronizing clock signals of frame synchronization process after with clock synchronous is as reference clock, because being generally the mode that adopts frequency division to process, the clock synchronous processing is achieved, thereby synchronised clock after processing based on frequency division, that the clock cycle is larger and the frame synchronizing signal that produces, tend to because adjustable range is too small, and can't satisfy the requirement of the required complex time sequence of application module, for example, if voice module needs one are for the frame synchronizing signal of the phase deviation of synchronizing clock signals, in technique scheme, just can't be accomplished.
Summary of the invention
The embodiment of the present invention provides a kind of synchronization processing method, system and voice communication treatment facility of centralized voice, the frame synchronizing signal that generates in order to the synchronizing signal generating method of the centralized voice system that overcomes prior art, sequential is adjusted underaction, can't satisfy each voice module of system to the defective of the requirement of required complex time sequence, realize a kind of synchronization processing method of more optimizing.
The embodiment of the present invention provides a kind of synchronization processing method of centralized voice, comprising:
Choose instruction according to reference clock, choose one the tunnel as reference clock from multichannel reference clock corresponding to a plurality of voice modules of centralized voice system;
For the different phonetic module in described a plurality of voice modules, described reference clock is carried out corresponding clock synchronous process, generate the synchronizing clock signals of corresponding voice module;
For described different phonetic module, described reference clock is carried out corresponding frame synchronization process, generate the frame synchronizing signal of described corresponding voice module;
A plurality of described synchronizing clock signals and the frame synchronizing signal that generate are returned to respectively corresponding voice module, carry out Synchronization Control with the clock to described a plurality of voice modules, realize the data transmission synchronization of described centralized voice system.
The embodiment of the present invention also provides a kind of System of Synchronous Processing of centralized voice, comprise a plurality of voice modules, respectively with described a plurality of voice modules one to one a plurality of synchronous processing modules and respectively with described a plurality of voice modules with are connected the multichannel that synchronous processing module is connected and choose module, wherein:
Described multichannel is chosen module and is used for choosing instruction according to reference clock, chooses one the tunnel as reference clock from multichannel reference clock corresponding to described a plurality of voice modules, and described reference clock is sent to described a plurality of synchronous processing module respectively;
Described synchronous processing module is used for that described reference clock is carried out corresponding clock synchronous to be processed, generate the synchronizing clock signals of corresponding voice module, and described reference clock is carried out corresponding frame synchronization process, generate the frame synchronizing signal of corresponding voice module, and the described synchronizing clock signals that will generate and frame synchronizing signal return to described corresponding voice module.
The embodiment of the present invention also provides a kind of voice communication treatment facility, comprises the System of Synchronous Processing of above-mentioned centralized voice.
the synchronization processing method of the centralized voice that the embodiment of the present invention provides, system and voice communication treatment facility, by select at the multichannel reference clock from a plurality of voice modules one the tunnel as reference clock after, directly take this reference clock as the basis, carry out simultaneously the processing of clock synchronous and frame synchronization, synchronizing clock signals after processing again and frame synchronizing signal return to corresponding voice module, thereby make frame synchronizing signal be achieved take the higher system's reference clock of frequency as benchmark, sequential adjustment to frame synchronizing signal is more flexible, can better meet the requirement of each voice module to the complex time sequence of frame synchronizing signal in system.
Description of drawings
In order to be illustrated more clearly in the embodiment of the present invention or technical scheme of the prior art, the below will do one to the accompanying drawing of required use in embodiment or description of the Prior Art and introduce simply, apparently, accompanying drawing in the following describes is some embodiments of the present invention, for those of ordinary skills, under the prerequisite of not paying creative work, can also obtain according to these accompanying drawings other accompanying drawing.
Fig. 1 is the flow chart of the synchronization processing method embodiment one of the centralized voice of the present invention;
Fig. 2 is the centralized voice system configuration diagram that the embodiment of the present invention is used;
Fig. 3 is the sequential relationship schematic diagram in the frame synchronization process process in the synchronization processing method embodiment of the centralized voice of the present invention;
Fig. 4 is the flow chart of the synchronization processing method embodiment two of the centralized voice of the present invention;
Fig. 5 is the structural representation of the System of Synchronous Processing embodiment one of the centralized voice of the present invention;
Fig. 6 is the structural representation of the System of Synchronous Processing embodiment two of the centralized voice of the present invention.
Embodiment
For the purpose, technical scheme and the advantage that make the embodiment of the present invention clearer, below in conjunction with the accompanying drawing in the embodiment of the present invention, technical scheme in the embodiment of the present invention is clearly and completely described, obviously, described embodiment is the present invention's part embodiment, rather than whole embodiment.Based on the embodiment in the present invention, those of ordinary skills belong to the scope of protection of the invention not making the every other embodiment that obtains under the creative work prerequisite.
Fig. 1 is the flow chart of the synchronization processing method embodiment one of the centralized voice of the present invention, and as shown in Figure 1, the present embodiment specifically comprises the steps:
In whole centralized voice system, a plurality of voice modules have been comprised, different voice modules has the local clock of oneself, these local clocks are nonsynchronous each other, if each voice module adopts these nonsynchronous clocks to carry out each other transfer of data, the data voice module reception of receiving end effectively that transmitting terminal sends will occur, and makes the phenomenon of loss of data.Therefore how in whole centralized voice system, realizing and preferably realize the synchronous transmission of data between each voice module, is a key issue that must solve in centralized voice system.
Fig. 2 is the centralized voice system configuration diagram that the embodiment of the present invention is used, as shown in Figure 2, in embodiments of the present invention, be provided with a System of Synchronous Processing between each voice module, each voice module all sends to this System of Synchronous Processing with separately reference clock, and System of Synchronous Processing is according to each road reference clock that receives, after corresponding synchronous the processing, be each voice module generation synchronizing clock signals and frame synchronizing signal separately, then return to each voice module.These after System of Synchronous Processing is processed, synchronizing clock signals and the frame synchronizing signal corresponding with each voice module satisfied to each other synchronous requirement, so will the phenomenon of above-mentioned loss of data can not occur based on each voice module transfer of data to each other under this signal.
Below in detail the processing procedure of System of Synchronous Processing in the embodiment of the present invention is explained.For nonsynchronous each road reference clock to each voice module carries out synchronously, System of Synchronous Processing is after the multichannel reference clock that a plurality of voice modules that receive system send respectively, at first the reference clock that issues according to system is chosen instruction, select one road clock as reference clock from the multichannel reference clock.Clock synchronous is afterwards processed and frame synchronization process all will be carried out as benchmark with the reference clock that select this moment.Particularly, this road reference clock is not arbitrarily to be chosen by System of Synchronous Processing, but whole centralized voice system is considered networking requirement or other reference conditions when the initial stage of network builds, and select in advance.And System of Synchronous Processing only needs to choose instruction according to the reference clock that system presets and issues when clock is chosen, and from the multichannel reference clock of a plurality of voice modules correspondence separately, selects one the tunnel and gets final product.
Particularly, system issues the process that reference clock is chosen instruction, can by by system in advance the sign of the voice module that the reference clock of appointment is corresponding write in a control register and realize.For example, this sign can be for a numbering corresponding with voice module, take the control registers of 4 as example, and the choosing of the reference clock of the voice module that they can corresponding 24 tunnel.And System of Synchronous Processing is carrying out clock when choosing, and reads out the wherein identification information of storage from this control register, according to this identification information, just can correctly choose corresponding reference clock.And choose obtain reference clock after, in System of Synchronous Processing respectively with each voice module a plurality of synchronous processing modules one to one, will be responsible for being respectively synchronizing clock signals and the frame synchronizing signal that each voice module generates a correspondence.
Each synchronous processing module is after receiving multichannel and choosing module and send reference clock, will be for each self-corresponding voice module, carrying out corresponding clock synchronous according to this reference clock signal respectively processes, and corresponding frame synchronization process, with synchronizing clock signals and the frame synchronizing signal that generates corresponding voice module.In the present embodiment namely, the processing of clock synchronous and frame synchronization is all that the reference clock of choosing synchronously carries out as benchmark, is all the synchronous processing that reference clock is carried out.
Such purpose is: due to for frame synchronizing signal, it can only be adjusted with the clock cycle integral multiple of reference clock, if therefore the frequency of reference clock is too small, the clock cycle is long, and the adjustable scope of frame synchronizing signal that generates like this will be less.Especially when the sequential more complicated of the required frame synchronizing signal of corresponding voice module, when for example the required frame synchronizing signal of corresponding voice module is the phase deviation clock of corresponding synchronizing clock signals, in this case, if again take this synchronizing clock signals as benchmark, carry out frame synchronization process, can't satisfy the sequential demand of this voice module.
Therefore, in embodiments of the present invention, adopt and also do not carry out synchronous system's reference clock of processing as the reference clock signal of frame synchronization process, carry out the processing of clock synchronous and frame synchronization.Because the reference clock of this moment is not also processed through the frequency division in synchronous the processing, be that frequency is relatively high, the clock cycle less, thereby the frame synchronization process that adopts this reference clock to carry out, resulting frame synchronizing signal adjustable range is relatively large, can satisfy the complex time sequence requirement of the TDM interface of corresponding voice module.Further, this reference clock is synchronizing clock signals that in system, all voice modules are corresponding and the benchmark of frame synchronizing signal, take this reference clock as reference, synchronous processing module also must generate the corresponding frame synchronizing signal of synchronizing clock signals of presetting with corresponding voice module.
About the sequential relationship of frame synchronizing signal, reference signal and synchronizing clock signals in the embodiment of the present invention can be specifically with reference to Fig. 3.Fig. 3 is the sequential relationship schematic diagram in the frame synchronization process process in the synchronization processing method embodiment of the centralized voice of the present invention, describes as an example of an independent synchronous processing module example.As shown in Figure 3, suppose that first via clock signal is to choose the reference clock of generation in above-mentioned steps 100, it typically is the higher clock of a frequency, the the second tunnel clock signal is corresponding to a voice module, synchronizing clock signals that obtain after clock synchronous is processed, as seen this synchronizing clock signals has carried out 4 frequency divisions processing on the basis of reference clock, is the clock after frequency division.The Third Road clock signal be in prior art with this synchronizing clock signals as reference signal, the frame synchronizing signal that produces, although as seen this frame synchronizing signal can satisfy certain frequency requirement, but can't obtain take the second tunnel synchronizing clock signals as the basis clock signal after phase shift.
And rear four clock signals in figure are in the present embodiment, take the reference signal of the first via as the basis, the frame synchronizing signal of generation is because the frequency of reference clock is higher, clock cycle is longer, thereby can be with the beginning of any one rising edge clock as the frame synchronizing signal high level.Thus, the frame synchronizing signal that generates based on reference signal can for, the synchronizing clock signals take the second tunnel is the signal of the various outs of phase on basis.For example, move after rear four tunnel frame synchronizing signal is respectively 1 reference clock cycle frame synchronizing signal, after move 2 reference clock cycles frame synchronizing signal, after move 3 reference clock cycles frame synchronizing signal and after move the frame synchronizing signal in 4 reference clock cycles.Correspondingly, these frame synchronizing signals have become 90 degree, 180 degree, 270 degree for the phase place of synchronizing clock signals by 0 original degree, and in the end a frame synchronizing signal has been got back to again 0 degree.As seen, based on the scheme of the embodiment of the present invention, in centralized voice system each voice module in, can obtain the frame synchronizing signal for the multiple phase place of synchronizing clock signals, adjust more flexible.
Each synchronous processing module is after the synchronizing clock signals that has generated corresponding voice module and frame synchronizing signal, with synchronizing clock signals and the frame synchronizing signal that generates, by TDM bus interface corresponding to corresponding voice module, return to corresponding voice module, carry out Synchronization Control with the clock to this this voice responsive module, thereby realize the data transmission synchronization of whole centralized voice system.
the synchronization processing method of the centralized voice of the present embodiment, by select at the multichannel reference clock from a plurality of voice modules one the tunnel as reference clock after, directly take this reference clock as the basis, carry out simultaneously the processing of clock synchronous and frame synchronization, synchronizing clock signals after processing again and frame synchronizing signal return to corresponding voice module, thereby make frame synchronizing signal be achieved on the basis of the higher system's reference clock of frequency, adjustment to frame synchronizing signal is more flexible, can better meet the requirement of each voice module to the complex time sequence of frame synchronizing signal in system.
Fig. 4 is the flow chart of the synchronization processing method embodiment two of the centralized voice of the present invention, and as shown in Figure 4, the present embodiment specifically comprises the steps:
The same with above-described embodiment one, in the present embodiment, the multichannel election module of System of Synchronous Processing will be chosen instruction according to the reference clock that system issues, from the multichannel reference clock that a plurality of voice modules provide, choose appointment a road as reference clock, and this reference clock is sent to respectively and each voice module synchronous processing module one to one.But different from above-described embodiment one is, in the present embodiment, multichannel is chosen module except reference clock being sent to each synchronous processing module, system can be made in the situation that do not know the frequency of this reference clock in order to allow, automatically its frequency size is identified, multichannel is chosen module after selecting reference clock, when sending it to synchronous processing module, also with one and send to the clock identification module.
It is the high frequency sampling clock of first frequency value that step 201, clock identification module adopt a frequency size, the frequency size of reference clock is identified, and the second frequency value of the reference clock that identification is obtained sends to each synchronous processing module;
After the clock identification module receives this reference clock, will carry out to it automatic identification of frequency size.Particularly, the clock identification module will adopt a known high frequency sampling clock of frequency size, and reference clock is sampled.In the present embodiment in order to distinguish, the frequency size of high frequency sampling clock is called the first frequency value, the frequency size that has obtained reference clock after identification is called the second frequency value.
The detailed process of this identification is: the clock identification module adopts two counters, and namely the first counter and the second counter, count the clock cycle of high frequency sampling clock and reference clock respectively simultaneously.And be provided with a predetermined value in the first counter, claim in the present embodiment that this value is the first count value, when the count value of the first counter arrives this first default count value, the second counter of inquiry reference clock counting size at this moment, claim that this moment, the count value size of the second counter was the second count value, so according to the ratio of the first count value and the second count value, and according to first frequency value, just can calculate the second frequency value of reference clock.This computing formula is
F wherein
2Be the second frequency value of reference clock, f
1Be the first frequency value of high frequency sampling clock, m
2Be the second count value, m
1It is the first count value.
The clock identification module identifies the frequency size of reference clock by calculating, namely after the second frequency value, send it to each synchronous processing module, processes and frame synchronization process so that each synchronous processing module carries out clock synchronous according to this second frequency value.Like this, in each native system, when the frequency size of the reference clock that selects is in the situation of a unknown size, the clock identification module can automatically be identified its size equally, so that synchronous processing module before carrying out clock synchronous and frame synchronization process, obtains the frequency values of the reference clock after this identification.
Each synchronous processing module receives the reference clock signal that multichannel selects module to send, and after the second frequency value of the reference clock signal that obtains of clock identification module identification, can be according to this second frequency value, reference clock signal is carried out clock synchronous to be processed, specifically refer to a frequency division processing, to obtain the corresponding required synchronizing clock signals of voice module.Particularly, in the process that clock synchronous is processed, the frequency size of the required synchronised clock that obtains of synchronous processing module is that corresponding voice module pre-sets, the frequency size that is the voice module synchronizing clock signals that it is required arranges in the synchronous processing module corresponding with it in advance, and synchronous processing module only needs according to this, requirement to be set, reference clock signal is processed, obtained corresponding synchronizing clock signals and get final product.
In the present embodiment, suppose in a synchronous processing module, the frequency size of the synchronizing clock signals that voice module is default is the 3rd frequency values, therefore, synchronous processing module is before carrying out the frequency division processing, should be at first according to the first frequency value of the 3rd frequency values and known reference clock, calculate a frequency dividing ratio.Particularly, can be according to formula
Obtain, wherein f
2Be the second frequency value of reference clock, f
3Be the 3rd frequency values of default synchronised clock, and m
3It is the frequency dividing ratio that calculates.Then, synchronous processing module adopts a count cycle to be the frequency counter of this frequency dividing ratio that calculates, from first rising edge of reference clock, reference clock signal is carried out corresponding frequency division process, just can obtain the corresponding required synchronizing clock signals of voice module.
When at each synchronous processing module, reference clock signal being carried out the clock synchronous processing, each synchronous processing module also carries out frame synchronization process to this reference clock signal simultaneously, to obtain frame synchronizing signal.Particularly, similar with above-mentioned steps 202, in the process of the frame synchronization process of this step, the frequency of the frame synchronizing signal of the required generation of synchronous processing module size and also pre-setting with respect to the angle of the phase place of synchronizing clock signals skew, just due in a common centralized voice system, the frame synchronizing signal of all voice modules should have fixing frequency size, therefore should be in each synchronous processing module, the frequency values of frame synchronizing signal is that whole system is predefined, is a fixed value.In the present embodiment, claim that the frequency sizes values of the frame synchronizing signal that this is fixing is the 4th frequency values.
Particularly, the generative process of this frame synchronizing signal is: at first each synchronous processing module is the second frequency value of the 3rd default frequency values of synchronizing clock signals and known reference clock according to the voice module of correspondence default phase deviation angle, corresponding voice module, calculates one the 3rd count value.The 3rd count value is used for when the delta frame synchronizing signal, reference clock that can reference system, and required according to voice module phase deviation angle makes frame synchronizing signal have certain phase deviation with respect to the synchronizing clock signals of correspondence.The specific formula for calculation of the 3rd count value is
Wherein, f
2Be the second frequency value of known reference clock, f
3For the voice module of correspondence is the 3rd default frequency values of synchronizing clock signals, and θ be that corresponding voice module is preset, for the phase deviation angle of synchronizing clock signals.
Calculating the 3rd count value m
4After, for the frame synchronizing signal that makes generation has certain phase deviation for synchronizing clock signals, synchronous processing module is on the basis of reference clock, and when first rising edge of this reference clock signal arrived, just adopting the count cycle was above-mentioned the 3rd count value m
4One the 3rd counter, the clock cycle of reference clock is counted.Due in above-mentioned steps 202, the generation of the synchronizing clock signals of corresponding voice module is also to begin to carry out frequency division to process when first rising edge of reference clock arrives, therefore, this moment in this step, equally with the first rising edge of this reference clock as beginning, clock cycle to the required reference clock of default phase deviation is carried out timing, and the frame synchronizing signal that so produces can fully satisfy the requirement that is complementary with corresponding synchronizing clock signals and has the skew of default phase angle for this synchronizing clock signals.
And in aforesaid operations, when the count value of the 3rd counter arrives the 3rd count value, represent the frame synchronizing signal that begin to generate this moment, synchronizing clock signals has had required phase deviation angle relatively, so synchronous processing module adopts the high level count cycle to be at this moment
The low level count cycle is
The frame synchronization counter, reference signal is carried out frame synchronization process, just can obtain the required frame synchronizing signal of corresponding voice module.F wherein
2, f
3And f
4Be respectively the frequency values of the correspondence of reference signal, synchronizing clock signals and frame synchronizing signal.
Particularly, above-mentioned high level count cycle m
5Refer in frame synchronizing signal high level signal duration, and low level count cycle m
6It is low level signal duration in frame synchronizing signal.When synchronously processing due to conducting frame, the frequency size of the frame synchronizing signal of required generation is default known, the frequency size of its corresponding synchronizing clock signals is also default known, be the high level period of frame synchronizing signal corresponding to a clock cycle of synchronizing clock signals, be also known.Further, frame synchronizing signal is also default known for the required phase deviation angle of synchronizing clock signals, therefore, according to above-mentioned known conditions, can generate the required frame synchronizing signal of voice module fully.
Each synchronous processing module returns to this signal to each corresponding voice module after difference generated clock synchronizing signal and frame synchronizing signal, namely completed the process of synchronous processing.Each voice module carries out the transmission of data to each other according to these two clock signals respectively after receiving two clock signals that System of Synchronous Processing returns, and can reach the synchronous of transfer of data, and the phenomenon of data packet loss can not occur.
the synchronization processing method of the centralized voice of the present embodiment, by select at the multichannel reference clock from a plurality of voice modules one the tunnel as reference clock after, directly take this reference clock as the basis, carry out simultaneously the processing of clock synchronous and frame synchronization, synchronizing clock signals after processing again and frame synchronizing signal return to corresponding voice module, thereby make frame synchronizing signal be achieved on the basis of the higher system's reference clock of frequency, adjustment to frame synchronizing signal is more flexible, can better meet the requirement of each voice module to the complex time sequence of frame synchronizing signal in system.Further, in the present embodiment, before reference clock is carried out clock synchronous and frame synchronization process, can also identify the frequency size of reference clock by a clock identification module, thereby make System of Synchronous Processing in the situation that do not know in advance the frequency size of reference clock, also can carry out according to the frequency values that identifies the processing procedure of clock synchronous and frame synchronization.
One of ordinary skill in the art will appreciate that: all or part of step that realizes said method embodiment can be completed by the hardware that program command is correlated with, aforesaid program can be stored in a computer read/write memory medium, this program is carried out the step that comprises said method embodiment when carrying out; And aforesaid storage medium comprises: the various media that can be program code stored such as ROM, RAM, magnetic disc or CD.
Fig. 5 is the structural representation of the System of Synchronous Processing embodiment one of the centralized voice of the present invention, as shown in Figure 5, the System of Synchronous Processing of the present embodiment comprises: a plurality of voice modules 1, respectively with a plurality of voice modules 1 one to one a plurality of synchronous processing modules 2 and respectively with a plurality of voice modules 1 with are connected the multichannel that synchronous processing module 2 is connected and choose module 4.Wherein, multichannel is chosen module 3 and is used for choosing instruction according to reference clock, chooses one the tunnel as reference clock from the multichannel reference clock of a plurality of voice modules 1, and reference clock is sent to a plurality of synchronous processing modules 2 respectively.And synchronous processing module 3 is used for reference clock is carried out corresponding clock synchronous processing, generate the synchronizing clock signals of corresponding voice module, and reference clock is carried out corresponding frame synchronization process, generate the frame synchronizing signal of corresponding voice module, and this synchronizing clock signals and frame synchronizing signal are returned to corresponding voice module 1.
Wherein, the related specific works process of above-mentioned all modules in the present embodiment can with reference to the related content of the related related embodiment exposure of the synchronization processing method of above-mentioned centralized voice, not repeat them here.
Particularly, the synchronous processing module of the present embodiment and multichannel select module can pass through CPLD (Complex Programmable Logic Device, be called for short CPLD) or the mode of field programmable logic array (Field Programmable Logic Array is called for short FPGA) be achieved.
the System of Synchronous Processing of the centralized voice of the present embodiment, by select at the multichannel reference clock from a plurality of voice modules one the tunnel as reference clock after, directly take this reference clock as the basis, carry out simultaneously the processing of clock synchronous and frame synchronization, synchronizing clock signals after processing again and frame synchronizing signal return to corresponding voice module, thereby make frame synchronizing signal be achieved on the basis of the higher system's reference clock of frequency, adjustment to frame synchronizing signal is more flexible, can better meet the requirement of each voice module to the complex time sequence of frame synchronizing signal in system.
Fig. 6 is the structural representation of the System of Synchronous Processing embodiment two of the centralized voice of the present invention, and as shown in Figure 6, the System of Synchronous Processing of the present embodiment also comprises clock identification module 4 on the basis of above-mentioned System of Synchronous Processing embodiment one.Multichannel is chosen module 3 when the transmission reference clock is to each synchronous processing module 2, also will choose the reference clock that obtains and send to this clock identification module 4.It is the high frequency sampling clock of first frequency value that clock identification module 4 is used for adopting a frequency size, the frequency size of reference clock is identified, and the second frequency value of the reference clock that identification is obtained sends to respectively a plurality of synchronous processing modules.
Particularly, this clock identification module 4 can also comprise the first counting submodule 41 and the first calculating sub module 42.Wherein, the first counting submodule 41 is used for adopting the first counter and the second counter respectively, simultaneously the clock cycle of high frequency sampling clock and reference clock is counted; The first calculating sub module 42 is used for when the count value of the first counter arrives the first default count value, the second count value of inquiry the second counter, and according to formula
Calculate the second frequency value.Wherein, f
1Be first frequency value, f
2Be second frequency value, m
2Be the second count value, m
1It is the first count value.
Further, the synchronous processing module in the present embodiment 2 can also comprise clock synchronization module 21 and frame synchronization module 22.Wherein, clock synchronization module 21 can also comprise the second calculating sub module and frequency division processing submodule (not shown).The second calculating sub module is used for according to the second frequency value, and corresponding voice module is default, the 3rd frequency values synchronizing clock signals, utilizes formula
Calculate frequency dividing ratio, wherein m
3Be described frequency dividing ratio, f
3Be described the 3rd frequency values.Frequency division is processed submodule, and to be used for adopting the count cycle be the frequency counter of the frequency dividing ratio that calculates of the second calculating sub module, from first rising edge of reference clock, reference clock carried out frequency division process, and generates synchronizing clock signals.
In addition, frame synchronization process module 22 can also comprise: the 3rd calculating sub module, the second counting submodule and frame synchronizing signal generate the submodule (not shown).The 3rd calculating sub module is used for according to formula
Calculate the 3rd count value, wherein θ is the corresponding default phase deviation angle of voice module, f
3, three frequency values synchronizing clock signals default for the voice module of correspondence.The second counting submodule is used for from first rising edge of synchronizing clock signals, adopts the 3rd counter, and the clock cycle of reference clock is counted.Frame synchronizing signal generates submodule and is used for adopting the high level count cycle to be when the count value of the 3rd counter arrives the 3rd count value
The low level count cycle is
The frame synchronization counter, reference clock is carried out frame synchronization process, the delta frame synchronizing signal.
Particularly, the related specific works process of above-mentioned all modules in the present embodiment can with reference to the related content of the related related embodiment exposure of the synchronization processing method of above-mentioned centralized voice, not repeat them here equally.
the System of Synchronous Processing of the centralized voice of the present embodiment, by select at the multichannel reference clock from a plurality of voice modules one the tunnel as reference clock after, directly take this reference clock as the basis, carry out simultaneously the processing of clock synchronous and frame synchronization, synchronizing clock signals after processing again and frame synchronizing signal return to corresponding voice module, thereby make frame synchronizing signal be achieved on the basis of the higher system's reference clock of frequency, adjustment to frame synchronizing signal is more flexible, can better meet the requirement of each voice module to the complex time sequence of frame synchronizing signal in system.Further, in the present embodiment, before reference clock is carried out clock synchronous and frame synchronization process, can also identify the frequency size of reference clock by a clock identification module, thereby make System of Synchronous Processing in the situation that do not know in advance the frequency size of reference clock, also can carry out according to the frequency values that identifies the processing procedure of clock synchronous and frame synchronization.
In addition, on the basis of above-mentioned all embodiment, the present invention can also provide a kind of voice communication treatment facility, and this voice communication treatment facility comprises the System of Synchronous Processing of above-mentioned centralized voice.In practical application, this voice communication treatment facility is one to have the communication equipment of phonetic function, it is specifically as follows a voice router with phonetic function, perhaps has the voice exchange of phonetic function etc., the System of Synchronous Processing of this voice communication treatment facility by wherein arranging, can synchronously process the clock signal of each speech function module, and then can realize the transmitting synchronous of the speech data between each speech function module.
It should be noted that at last: above embodiment only in order to technical scheme of the present invention to be described, is not intended to limit; Although with reference to previous embodiment, the present invention is had been described in detail, those of ordinary skill in the art is to be understood that: it still can be modified to the technical scheme that aforementioned each embodiment puts down in writing, and perhaps part technical characterictic wherein is equal to replacement; And these modifications or replacement do not make the essence of appropriate technical solution break away from the spirit and scope of various embodiments of the present invention technical scheme.
Claims (7)
1. the synchronization processing method of centralized voice, is characterized in that, comprising:
Choose instruction according to reference clock, choose one the tunnel as reference clock from multichannel reference clock corresponding to a plurality of voice modules of centralized voice system;
For the different phonetic module in described a plurality of voice modules, described reference clock is carried out corresponding clock synchronous process, generate the synchronizing clock signals of corresponding voice module;
For described different phonetic module, described reference clock is carried out corresponding frame synchronization process, generate the frame synchronizing signal of described corresponding voice module;
A plurality of described synchronizing clock signals and the frame synchronizing signal that generate are returned to respectively corresponding voice module, carry out Synchronization Control with the clock to described a plurality of voice modules, realize the data transmission synchronization of described centralized voice system;
Wherein, described described reference clock is carried out before corresponding clock synchronous processes, described method also comprises:
Adopt a frequency size to be first frequency value f
1The high frequency sampling clock, the frequency size of described reference clock is identified, obtain the second frequency value f of described reference clock
2
Describedly described reference clock carried out corresponding frame synchronization process comprise:
According to formula
Calculate the 3rd count value, wherein θ is the default phase deviation angle of described corresponding voice module, f
3, three frequency values described synchronizing clock signals default for described corresponding voice module;
From first rising edge of described reference clock, adopt the 3rd counter, the clock cycle of described reference clock is counted;
When the count value of described the 3rd counter arrives described the 3rd count value, adopt the high level count cycle to be
The low level count cycle is
The frame synchronization counter, described reference clock is carried out frame synchronization process, generate described frame synchronizing signal; Wherein, f
4Frequency values for the correspondence of frame synchronizing signal.
2. the synchronization processing method of centralized voice according to claim 1, is characterized in that, described employing one frequency size is first frequency value f
1The high frequency sampling clock, the frequency size of described reference clock identified comprised:
Adopt respectively the first counter and the second counter, simultaneously the clock cycle of described high frequency sampling clock and described reference clock is counted;
When the count value of described the first counter arrives the first default count value, second count value of inquiring about described the second counter, and according to formula
Calculate described second frequency value f
2, wherein, m
2Be described the second count value, m
1Be described the first count value.
3. the synchronization processing method of centralized voice according to claim 1 and 2, is characterized in that, describedly described reference clock is carried out corresponding clock synchronous processes and comprise:
According to described second frequency value f
2, and described corresponding voice module is default, the 3rd frequency values described synchronizing clock signals, utilizes formula
Calculate frequency dividing ratio, wherein m
3Be described frequency dividing ratio;
Adopting the count cycle is the frequency counter of described frequency dividing ratio, from first rising edge of described reference clock, described reference clock is carried out frequency division process, and generates described synchronizing clock signals.
4. the System of Synchronous Processing of centralized voice, it is characterized in that, comprise a plurality of voice modules, respectively with described a plurality of voice modules one to one a plurality of synchronous processing modules and respectively with described a plurality of voice modules with are connected the multichannel that synchronous processing module is connected and choose module, wherein:
Described multichannel is chosen module and is used for choosing instruction according to reference clock, chooses one the tunnel as reference clock from multichannel reference clock corresponding to described a plurality of voice modules, and described reference clock is sent to described a plurality of synchronous processing module respectively;
Described synchronous processing module is used for that described reference clock is carried out corresponding clock synchronous to be processed, generate the synchronizing clock signals of corresponding voice module, and described reference clock is carried out corresponding frame synchronization process, generate the frame synchronizing signal of corresponding voice module, and the described synchronizing clock signals that will generate and frame synchronizing signal return to described corresponding voice module;
Wherein:
Described system also comprises the clock identification module, and being used for adopting a frequency size is first frequency value f
1The high frequency sampling clock, the frequency size of described reference clock is identified, and the second frequency value f of the described reference clock that identification is obtained
2Send to respectively described a plurality of synchronous processing module;
Described multichannel is chosen module and is also sent to described clock identification module for choosing the described reference clock that obtains;
Described synchronous processing module comprises clock synchronization module and frame synchronization module, and described frame synchronization module also comprises:
The 3rd calculating sub module is used for according to formula
Calculate the 3rd count value, wherein θ is the default phase deviation angle of described corresponding voice module, f
3, three frequency values described synchronizing clock signals default for described corresponding voice module;
The second counting submodule is used for from first rising edge of described synchronizing clock signals, adopts the 3rd counter, and the clock cycle of described reference clock is counted;
Frame synchronizing signal generates submodule, is used for adopting the high level count cycle to be when the count value of described the 3rd counter arrives described the 3rd count value
The low level count cycle is
The frame synchronization counter, described reference clock is carried out frame synchronization process, generate described frame synchronizing signal; Wherein, f
4Frequency values for the correspondence of frame synchronizing signal.
5. the System of Synchronous Processing of centralized voice according to claim 4, is characterized in that, described clock identification module also comprises:
The first counting submodule is used for adopting the first counter and the second counter respectively, simultaneously the clock cycle of described high frequency sampling clock and described reference clock is counted;
The first calculating sub module is used for when the count value of described the first counter arrives the first default count value, second count value of inquiring about described the second counter, and according to formula
Calculate described second frequency value f
2, wherein, m
2Be described the second count value, m
1Be described the first count value.
6. the System of Synchronous Processing of according to claim 4 or 5 described centralized voice, is characterized in that, wherein, described clock synchronization module also comprises:
The second calculating sub module is used for according to described second frequency value f
2, and described corresponding voice module is default, the 3rd frequency values described synchronizing clock signals, utilizes formula
Calculate frequency dividing ratio, wherein m
3Be described frequency dividing ratio;
Frequency division is processed submodule, and being used for adopting the count cycle is the frequency counter of described frequency dividing ratio, from first rising edge of described reference clock, described reference clock is carried out frequency division process, and generates described synchronizing clock signals.
7. a voice communication treatment facility, is characterized in that, comprising: as the System of Synchronous Processing of the arbitrary described centralized voice of claim 4～6.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910259756 CN101764663B (en) | 2009-12-25 | 2009-12-25 | Synchronous processing method, synchronous processing system for centralized type voice and voice communication processing equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910259756 CN101764663B (en) | 2009-12-25 | 2009-12-25 | Synchronous processing method, synchronous processing system for centralized type voice and voice communication processing equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101764663A CN101764663A (en) | 2010-06-30 |
| CN101764663B true CN101764663B (en) | 2013-06-05 |
Family
ID=42495661
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200910259756 Expired - Fee Related CN101764663B (en) | 2009-12-25 | 2009-12-25 | Synchronous processing method, synchronous processing system for centralized type voice and voice communication processing equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101764663B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2922300Y (en) * | 2006-06-26 | 2007-07-11 | 华为技术有限公司 | Clock synchronizing system and service plate |
| CN101026448A (en) * | 2006-02-23 | 2007-08-29 | 中兴通讯股份有限公司 | Synchronous communication system clock regenerating method and system |
| CN101047428A (en) * | 2006-05-26 | 2007-10-03 | 华为技术有限公司 | Device and method for support transmitting multi-mode base station clock synchronous signal |
| CN101394244A (en) * | 2007-09-17 | 2009-03-25 | 中兴通讯股份有限公司 | Non-homogeneous time clock region frame synchronization signal generating method in time division base station system |
-
2009
- 2009-12-25 CN CN 200910259756 patent/CN101764663B/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101026448A (en) * | 2006-02-23 | 2007-08-29 | 中兴通讯股份有限公司 | Synchronous communication system clock regenerating method and system |
| CN101047428A (en) * | 2006-05-26 | 2007-10-03 | 华为技术有限公司 | Device and method for support transmitting multi-mode base station clock synchronous signal |
| CN2922300Y (en) * | 2006-06-26 | 2007-07-11 | 华为技术有限公司 | Clock synchronizing system and service plate |
| CN101394244A (en) * | 2007-09-17 | 2009-03-25 | 中兴通讯股份有限公司 | Non-homogeneous time clock region frame synchronization signal generating method in time division base station system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101764663A (en) | 2010-06-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1747376B (en) | Synchronization device and semiconductor device | |
| CN108804371B (en) | Synchronous self-correcting method for receiving multichannel high-speed data | |
| CN101877633B (en) | Signal synchronizing method and system, signal receiving device and signal sending device | |
| WO2021008532A1 (en) | Active antenna unit delay alignment method and apparatus and active antenna unit | |
| CN105578585B (en) | Method, device and communication equipment for determining link delay | |
| CN102202386A (en) | Clock synchronization method, device and system | |
| CN110248285A (en) | Multichannel audio equipment | |
| CN105262565A (en) | Coding method and coding system capable of transmitting clock and data based on phase modulation | |
| CN110768664B (en) | Data sampling method and device | |
| CN101001199A (en) | Data processing method of high speed multidigit parallel data bus | |
| CN1829129B (en) | Method and apparatus for eliminating transmission delay difference in multipath synchronous data transmission | |
| CN101764663B (en) | Synchronous processing method, synchronous processing system for centralized type voice and voice communication processing equipment | |
| US7653092B2 (en) | Time-division multiplexing/demultiplexing system and method | |
| CN110492964A (en) | One kind being based on CLOCK BUFF clock source synchronizing device and method | |
| CN211956461U (en) | Serial data communication circuit and system | |
| CN103888211A (en) | Method and device for data transmission between crossed chips | |
| CN102035591B (en) | Signal periodic synchronization method and system | |
| EP1584019A2 (en) | System for providing a calibrated clock and methods thereof | |
| CN215420233U (en) | Zero-delay circuit for multi-path clock output and input alignment | |
| US7453909B2 (en) | Method for reducing the bus load in a synchronous data bus system | |
| WO2023087588A1 (en) | Sampling circuit, use method of sampling circuit, storage medium, and electronic device | |
| CN220043390U (en) | Low-jitter self-adaptive double-channel second pulse distribution device | |
| JPH0897658A (en) | Multi-rate signal filter changeover circuit | |
| JPS59502009A (en) | Device that receives high-speed data in packet format | |
| CN116566930A (en) | Multi-channel high-speed data transmission synchronization method and system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130605 Termination date: 20151225 |
|
| EXPY | Termination of patent right or utility model |