CN101764616B - Sigma-delta modulator with width input range - Google Patents

Sigma-delta modulator with width input range Download PDF

Info

Publication number
CN101764616B
CN101764616B CN2009102164166A CN200910216416A CN101764616B CN 101764616 B CN101764616 B CN 101764616B CN 2009102164166 A CN2009102164166 A CN 2009102164166A CN 200910216416 A CN200910216416 A CN 200910216416A CN 101764616 B CN101764616 B CN 101764616B
Authority
CN
China
Prior art keywords
integrator
output signal
sdm
signal
sigma
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2009102164166A
Other languages
Chinese (zh)
Other versions
CN101764616A (en
Inventor
赵世赟
邓吉建
杨修
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xinjiang Xintuan Technology Group Co ltd
Original Assignee
IPGoal Microelectronics Sichuan Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by IPGoal Microelectronics Sichuan Co Ltd filed Critical IPGoal Microelectronics Sichuan Co Ltd
Priority to CN2009102164166A priority Critical patent/CN101764616B/en
Publication of CN101764616A publication Critical patent/CN101764616A/en
Application granted granted Critical
Publication of CN101764616B publication Critical patent/CN101764616B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Compression, Expansion, Code Conversion, And Decoders (AREA)

Abstract

The invention discloses a sigma-delta modulator (SDM) with a width input range. The sigma-delta modulator (SDM) is characterized by comprising over 2 stages of integrators, wherein an output signal of each integrator is the sum of an input signal and the output signal of a previous time unit system; the sigma-delta modulator at least comprises n integrators, wherein n is greater than or equal to 2; in every two integrators, the output signal end of the preceding stage of the integrator is connected with the input signal end of the post stage of the integrator; the current output feedback signal end of the post stage of the integrator is connected with the input signal end of the preceding stage of the integrator; and the output feedback signal end of a system is connected with the input signal end of each stage of the integrator. Compared with the SDM with the conventional structure, the SDM with the structure of the invention can greatly increase the stable input range of signals on the basis of ensuring the overall performance of the SDM.

Description

A kind of sigma-delta modulator with wide input range
Technical field
The present invention relates to ∑-sigma-delta modulator in the IC design (SDM) technical field, particularly on the basis that guarantees ∑-sigma-delta modulator overall performance, increase a kind of ∑-sigma-delta modulator of signal stabilization input range with wide input range.
Background technology
∑-sigma-delta modulator technology has the characteristic of noise shaping, can the noise harmonic that produce in the quantizing process be pushed away toward high frequency band, and then reach the digital-to-analogue conversion of high-res, so ∑-sigma-delta modulator technology is widely used in many fields.
Along with the SDM exponent number increases, the noise shaping effect will be that significantly overall performance is good more more, but when the exponent number of SDM during greater than second order, can cause stable problem, cause stablizing input range and receive very big restriction.
Along with the SDM exponent number increases, stable input range is more little, when recovering stablizing signal outside the input range; Do not reach the recovery index of requirement, even can not recover fully, thereby cause distorted signals; As shown in Figure 1; Thereby can have a strong impact on the performance of system,, thereby can make systematic function more stable if therefore can enlarge input range.
Summary of the invention
The present invention is directed to above-mentioned technical problem, proposed a kind of ∑-sigma-delta modulator with wide input range, the SDM of this structure compares with the SDM of traditional structure, can on the basis that guarantees the SDM overall performance, increase considerably the signal stabilization input range.
Technical scheme of the present invention is following:
A kind of ∑-sigma-delta modulator with wide input range is characterized in that: the integrator by more than 2 grades is formed, and the output signal of integrator is input signal and previous chronomere system output signal sum.
Said ∑-sigma-delta modulator is made up of n integrator at least, wherein n>2;
The output signal end of the previous stage integrator in per 2 integrators is connected with the input signal end of back one-level integrator; The current output feedback signal end of back one-level integrator is connected with the input signal end of previous stage integrator, and system's output feedback signal end is connected with each grade integrator input signal end.
The input signal of the 1st grade of integrator is: current output signal * feedback factor (b of input signal (X)-the 2nd grade integrator 1)-system output signal (Y) * feedback factor (c 1);
The input signal of the 2nd to n-1 level integrator is respectively: [the 1st grade of integrator output signal (y 1) * gain coefficient (a 1Output signal * feedback factor (b of)-3rd level integrator 2)-system output signal (Y) * feedback factor (c 2)] ..., [(n-2) level integrator output signal (y N-2) * gain coefficient (a N-2Output signal * feedback factor (b of)-n level integrator N-1)-system output signal (Y) * feedback factor (c N-1)];
The input signal of n level integrator is: n-1 level integrator output signal (y N-1) * gain coefficient (a N-1)-system output signal (Y) * feedback factor (c n);
The final output signal of system (Y) is n level integrator output signal (y n) and quantizing noise input signal (E) sum.
In the SDM structure of the present invention, the feedback loop (b between every grade of integrator m, b M-1M=1 ..., n) overlap mutually, compare with traditional SDM structure, on the basis that guarantees the SDM overall performance, reduced the complexity of SDM circuit, increased considerably the stable input range of signal.
Beneficial effect of the present invention is following:
SDM with structure of the present invention compares with the SDM of traditional structure, can on the basis that guarantees the SDM overall performance, increase considerably the signal stabilization input range.
Description of drawings
Fig. 1 is the signal waveform sketch map of various recovery extent
Fig. 2 is the structural representation of the present invention 3 rank SDM
Fig. 3 is applied to the structured flowchart of DAC for SDM of the present invention
Fig. 4 is the structural representation of original SDM
Specific embodiment
A kind of ∑-sigma-delta modulator with wide input range is characterized in that: the integrator by more than 2 grades is formed, and the output signal of integrator is input signal and previous chronomere system output signal sum.
Said ∑-sigma-delta modulator is made up of n integrator at least, wherein n>2;
The output signal end of the previous stage integrator in per 2 integrators is connected with the input signal end of back one-level integrator; The current output feedback signal end of back one-level integrator is connected with the input signal end of previous stage integrator, and system's output feedback signal end is connected with each grade integrator input signal end.
As shown in Figure 2, native system is composed in series by three integrator unit.
The input signal of first order integrator is made up of three parts: input signal (X), current output signal * feedback factor (b of second level integrator 1), system output signal (Y) * feedback factor (c 1).
The input signal of second level integrator is made up of three parts: first order integrator output signal (y 1) * gain coefficient (a 1), output signal * feedback factor (b of third level integrator 2), system output signal (Y) * feedback factor (c 2).
The input signal of third level integrator is made up of two parts: second level integrator output signal (y 2) * gain coefficient (a 2), system output signal (Y) * feedback factor (c 3).
The final output signal of system (Y) is third level integrator output signal (y 3) import (E) sum with quantizing noise.
The SDM of different structure has a great difference to the compacting ability of noise, and three rank SDM rational in infrastructure can exceed structure fully to capability of restraining noise and owe rational five rank SDM.
In the present embodiment 3 rank SDM structures, the feedback loop (b between every grade of integrator 1, b 2) overlap mutually, compare with traditional SDM structure, reached the overall performance of traditional 5 rank SDM.On the basis that guarantees the SDM overall performance, reduced the complexity of SDM circuit, increased considerably the stable input range of signal.
3 rank ∑-sigma-delta modulator framework according to having said structure draws equation:
y 1 = ( X - b 1 y 2 z - c 1 Y ) z - 1 1 - z - 1
y 2 = ( a 1 y 1 - b 2 y 3 z - c 2 Y ) z - 1 1 - z - 1
y 3 = ( a 2 y 2 - c 3 Y ) z - 1 1 - z - 1
Y=y 3+E
Thereby draw:
Y = a 1 a 2 z 3 + ( a 2 b 2 + a 1 b 1 + c 3 - 3 ) z 2 [ a 2 ( c 2 - b 2 ) + ( c 3 - 1 ) a 1 b 1 - 2 c 3 + 3 ] z + c 3 - a 2 c 2 + a 1 a 2 c 1 - 1 X
+ z 3 + ( a 2 b 2 + a 1 b 1 - 3 ) z 2 + ( 3 - a 1 b 1 - a 2 b 2 ) z - 1 z 3 + ( a 2 b 2 + a 1 b 1 + c 3 - 3 ) z 2 + [ a 2 ( c 2 - b 2 ) + ( c 3 - 1 ) a 1 b 1 - 2 c 3 + 3 ] z + c 3 - a 2 c 2 + a 1 a 2 c 1 - 1 E
Signal transfer function S TF = Y ( z ) X ( z )
= a 1 a 2 z 3 + ( a 2 b 2 + a 1 b 1 + c 3 - 3 ) z 2 + [ a 2 ( c 2 - b 2 ) + ( c 3 - 1 ) a 1 b 1 - 2 c 3 + 3 ] z + c 3 - a 2 c 2 + a 1 a 2 c 1 - 1
Noise transfer function N TF = Y ( z ) E ( z )
= z 3 + ( a 2 b 2 + a 1 b 1 - 3 ) z 2 + ( 3 - a 1 b 1 - a 2 b 2 ) z - 1 z 3 + ( a 2 b 2 + a 1 b 1 + c 3 - 3 ) z 2 + [ a 2 ( c 2 - b 2 ) + ( c 3 - 1 ) a 1 b 1 - 2 c 3 + 3 ] z + c 3 - a 2 c 2 + a 1 a 2 c 1 - 1
Among Fig. 2-3, wherein, X is the signal input, and E is the quantizing noise input, y 1Be first order output, y 2Be second level output, y 3Be third level output, Y is the final output of system, a 1, a 2Be the gain coefficient of every inter-stage, b 1, b 2, c 1, c 2, c 3Be feedback factor, z -1Represent that a unit interval postpones.
Can find out that the output signal is by S TF(z) X and N TF(z) E forms.
Because the gain coefficient a between each joint of cascade 1, a 2Non-vanishing, signal transfer function is always a low pass or all-pass filter, if coefficient selecting is suitable, noise transfer function can form a high pass filter that satisfies application request.Therefore; Input signal will be by complete reservation through signal transfer function, and quantization error is during through noise transfer function, and quantization error will be concentrated and push away toward high band; The quantizing noise of low-frequency band will be attenuated; Make the output signal not receive the interference of quantization error, thereby make the output signal close, reach the purpose of noise shaping with input signal in low-frequency band.
In codec (CODEC), utilize ∑-sigma-delta modulator to realize high accuracy high-performance digital to analog converter (DAC) with structure of the present invention.
Original structure SDM is as shown in Figure 4, in system, uses for many years, and its degree of stability and overall performance were accepted by system in very long a period of time.Through matlab emulation and FPGA test, can obtain comparative analysis with this structure SDM each item index.
Selecting amplitude is 1; Frequency is 1K-20K; Frequency amplification is that normal signal (sine wave) and the improper signal (sawtooth waveforms) of 1K is as the matlab test signal; Respectively signal to noise ratio (snr) and the stability of original structure SDM and structure SDM of the present invention are added up, statistics is compared analysis, as shown in table 1.
SDM SNR (DB) Normal signal initial value (10 -3) Normal signal recovery value (10 -3) Improper signal initial value (10 -3) Improper signal recovery value (10 -3)
Former SDM 100.94 2.16 6.66 2.16 6.86
SDM of the present invention 101.22 0.9 3.07 0.9 2.87
Table 1
According to the matlab simulation result, can draw as drawing a conclusion:
The complete irreclaimable situation of signal does not appear in the SDM test of 1 original structure.Recovery effects to normal signal slightly is better than improper signal.SNR is big, and stability better;
Stability and the SNR of 2 native system structure SDM are better than original structure SDM;
Original structure SDM and structure SDM of the present invention are carried out the FPGA test, system signal noise ratio and distortion factor plus noise (THD+N) are analyzed through audio analyzer, as shown in table 2.
SDM SNR (DB) THD+N (the full width of cloth) (DB) THD+N (half range) (DB)
Former SDM 88 -81 -77
SDM of the present invention 89 -81 -77
Table 2
According to the FPGA test result, can draw as drawing a conclusion:
SDM of the present invention has reached the overall performance of former SDM.
According to matlab emulation and FPGA test result, can draw as drawing a conclusion:
In the present embodiment, structure SDM of the present invention compares with former SDM, on the basis that guarantees the SDM overall performance, has reduced the complexity of SDM circuit, has increased considerably the stable input range of signal.

Claims (1)

1. ∑-sigma-delta modulator with wide input range, it is characterized in that: the integrator by more than 2 grades is formed, and the output signal of integrator is input signal and previous chronomere system output signal sum;
Said ∑-sigma-delta modulator is made up of n integrator at least, wherein n>2;
The output signal end of the previous stage integrator in per 2 integrators is connected with the input signal end of back one-level integrator; The current output feedback signal end of back one-level integrator is connected with the input signal end of previous stage integrator, and system's output feedback signal end is connected with each grade integrator input signal end;
The input signal of the 1st grade of integrator is: current output signal * feedback factor (b of input signal (X)-the 2nd grade integrator 1)-system output signal (Y) * feedback factor (c 1);
The input signal of the 2nd to n-1 level integrator is respectively: [the 1st grade of integrator output signal (y 1) * gain coefficient (a 1Output signal * feedback factor (b of)-3rd level integrator 2)-system output signal (Y) * feedback factor (c 2)] ..., [(n-2) level integrator output signal (y N-2) * gain coefficient (a N-2Output signal * feedback factor (b of)-n level integrator N-1)-system output signal (Y) * feedback factor (c N-1)];
The input signal of n level integrator is: n-1 level integrator output signal (y N-1) * gain coefficient (a N-1)-system output signal (Y) * feedback factor (c n);
The final output signal of system (Y) is n level integrator output signal (y n) and quantizing noise input signal (E) sum.
CN2009102164166A 2009-11-27 2009-11-27 Sigma-delta modulator with width input range Expired - Fee Related CN101764616B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2009102164166A CN101764616B (en) 2009-11-27 2009-11-27 Sigma-delta modulator with width input range

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2009102164166A CN101764616B (en) 2009-11-27 2009-11-27 Sigma-delta modulator with width input range

Publications (2)

Publication Number Publication Date
CN101764616A CN101764616A (en) 2010-06-30
CN101764616B true CN101764616B (en) 2012-05-02

Family

ID=42495621

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2009102164166A Expired - Fee Related CN101764616B (en) 2009-11-27 2009-11-27 Sigma-delta modulator with width input range

Country Status (1)

Country Link
CN (1) CN101764616B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102340314A (en) * 2010-07-28 2012-02-01 中兴通讯股份有限公司 Sigma-delta modulator
CN102394654A (en) * 2011-10-10 2012-03-28 电子科技大学 Delta-sigma modulator applicable to decimal frequency division
CN108028662B (en) * 2015-09-15 2022-01-25 皇家飞利浦有限公司 Method of performing analog-to-digital conversion
CN106788439B (en) * 2016-11-30 2021-06-15 上海集成电路研发中心有限公司 System and method for adjusting transfer characteristics of integral analog-to-digital converter
US11303295B1 (en) * 2020-11-15 2022-04-12 xMEMS Labs, Inc. SDM encoder and related signal processing system

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1158027A (en) * 1995-06-13 1997-08-27 德克萨斯仪器股份有限公司 Tracking filter
CN1774866A (en) * 2003-04-16 2006-05-17 皇家飞利浦电子股份有限公司 Sigma-delta modulator
CN1792038A (en) * 2003-05-21 2006-06-21 模拟设备股份有限公司 Sigma-delta modulator with reduced switching rate for class-D amplification
CN101079634A (en) * 2007-06-06 2007-11-28 华东师范大学 A streamline structure digital sigma-delta modulator
US7307566B2 (en) * 2005-02-25 2007-12-11 Samsung Electronics Co., Ltd. Apparatus and method of stabilizing sigma-delta modulator for fractional-N phase-locked-loop

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1158027A (en) * 1995-06-13 1997-08-27 德克萨斯仪器股份有限公司 Tracking filter
CN1774866A (en) * 2003-04-16 2006-05-17 皇家飞利浦电子股份有限公司 Sigma-delta modulator
CN1792038A (en) * 2003-05-21 2006-06-21 模拟设备股份有限公司 Sigma-delta modulator with reduced switching rate for class-D amplification
US7307566B2 (en) * 2005-02-25 2007-12-11 Samsung Electronics Co., Ltd. Apparatus and method of stabilizing sigma-delta modulator for fractional-N phase-locked-loop
CN101079634A (en) * 2007-06-06 2007-11-28 华东师范大学 A streamline structure digital sigma-delta modulator

Also Published As

Publication number Publication date
CN101764616A (en) 2010-06-30

Similar Documents

Publication Publication Date Title
CN101764616B (en) Sigma-delta modulator with width input range
CN1954495B (en) Method and apparatus having a digital PWM signal generator with integral noise shaping
CN100483949C (en) Method and apparatus for generating pulse width modulated signals
Goldberg et al. New high accuracy pulse width modulation based digital-to-analogue convertor/power amplifier
CN102739207B (en) For generating the system and method for pulse-width signal
CN108832917B (en) Spread spectrum modulation method for filtering-free digital D-class audio power amplifier
CN101442296B (en) Digital decimation filter
CN103944575A (en) Oversampling 64-time sigma-delta modulation circuit with effective bit being 18
WO2011150732A1 (en) Modulator and design method thereof
US7119726B2 (en) Error feedback structure for delta-sigma modulators with improved stability
CN103326728B (en) A kind of noise suppressed strengthens sigma Delta modulator structure
CN103762990A (en) Sigma delta modulator structure with noise suppression capacity enhanced
CN102882528B (en) Sigma-delta modulator
CN101599767B (en) Fourth-order single-loop local negative feedback Sigma-Delta modulator
DE112011105962T5 (en) Digital polar modulator for an RF power amplifier
US10861433B1 (en) Quantizer
CN102340314A (en) Sigma-delta modulator
CN101242168A (en) A realization method and device for FIR digital filter direct-connection
CN101764615B (en) Stable sigma-delta modulator
CN202111670U (en) L-level N-time decimation filter for extracting figures
CN106817138A (en) A kind of radio frequency sending set and its signal generating method
CN110474611B (en) Chopper preamplifier and design method thereof
Maghari et al. Multi-loop efficient sturdy MASH delta-sigma modulators
Volkov et al. Multiphase PWM Signal Generator Model Design for Effective Class D Amplifier
CN104104342B (en) Secondary quantizer, class-D amplifier employing secondary quantizer, and audio device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20201203

Address after: Room 705, building 2, No. 515, No. 2 street, Baiyang street, Qiantang New District, Hangzhou City, Zhejiang Province

Patentee after: Zhejiang zhexin Technology Development Co.,Ltd.

Address before: 402 room 7, building 610041, incubator Park, hi tech Zone, Sichuan, Chengdu

Patentee before: IPGoal Microelectronics (Sichuan) Co.,Ltd.

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20210420

Address after: 835221 Electronic Information Industrial Park, Horgos Industrial Park, Yili Kazak Autonomous Prefecture, Xinjiang Uygur Autonomous Region (West of Beijing Road and north of Suzhou Road)

Patentee after: Xinjiang xintuan Technology Group Co.,Ltd.

Address before: Room 705, building 2, No. 515, No. 2 street, Baiyang street, Qiantang New District, Hangzhou City, Zhejiang Province

Patentee before: Zhejiang zhexin Technology Development Co.,Ltd.

TR01 Transfer of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20120502

Termination date: 20211127

CF01 Termination of patent right due to non-payment of annual fee