CN101739479B - 防止壅塞配置方法及装置 - Google Patents
防止壅塞配置方法及装置 Download PDFInfo
- Publication number
- CN101739479B CN101739479B CN 200810181133 CN200810181133A CN101739479B CN 101739479 B CN101739479 B CN 101739479B CN 200810181133 CN200810181133 CN 200810181133 CN 200810181133 A CN200810181133 A CN 200810181133A CN 101739479 B CN101739479 B CN 101739479B
- Authority
- CN
- China
- Prior art keywords
- jammed
- circuit layout
- prevents
- zone
- choking
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
Claims (12)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 200810181133 CN101739479B (zh) | 2008-11-25 | 2008-11-25 | 防止壅塞配置方法及装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 200810181133 CN101739479B (zh) | 2008-11-25 | 2008-11-25 | 防止壅塞配置方法及装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101739479A CN101739479A (zh) | 2010-06-16 |
CN101739479B true CN101739479B (zh) | 2012-07-04 |
Family
ID=42462961
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 200810181133 Active CN101739479B (zh) | 2008-11-25 | 2008-11-25 | 防止壅塞配置方法及装置 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101739479B (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102385648B (zh) * | 2010-08-31 | 2014-10-08 | 国际商业机器公司 | 一种芯片设计中减少拥塞的方法和系统 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6327694B1 (en) * | 1998-05-22 | 2001-12-04 | Fujitsu Limited | Cell placement apparatus and method, and computer readable record medium having cell placement program recorded thereon |
US20030196183A1 (en) * | 2002-04-11 | 2003-10-16 | International Business Machines Corporation | Analytical constraint generation for cut-based global placement |
US20050138587A1 (en) * | 2003-12-19 | 2005-06-23 | Naum Michael C. | Analysis of congestion attributed to component placement in an integrated circuit topology floor-plan |
-
2008
- 2008-11-25 CN CN 200810181133 patent/CN101739479B/zh active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6327694B1 (en) * | 1998-05-22 | 2001-12-04 | Fujitsu Limited | Cell placement apparatus and method, and computer readable record medium having cell placement program recorded thereon |
US20030196183A1 (en) * | 2002-04-11 | 2003-10-16 | International Business Machines Corporation | Analytical constraint generation for cut-based global placement |
US20050138587A1 (en) * | 2003-12-19 | 2005-06-23 | Naum Michael C. | Analysis of congestion attributed to component placement in an integrated circuit topology floor-plan |
Non-Patent Citations (1)
Title |
---|
附图4,7. |
Also Published As
Publication number | Publication date |
---|---|
CN101739479A (zh) | 2010-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11687454B2 (en) | Memory circuit and cache circuit configuration | |
CN102292778B (zh) | 用于管理错误区域的存储器装置及方法 | |
US20180204118A1 (en) | Calculation System and Calculation Method of Neural Network | |
WO2015187577A1 (en) | Systems and methods for segmenting data structures in a memory system | |
US7315995B2 (en) | Semiconductor integrated circuit designing method and program | |
CN109785882A (zh) | 具有虚拟体化架构的sram及包括其的系统和方法 | |
JP2001358221A (ja) | レイアウト方法、レイアウト装置及び記録媒体 | |
CN101739479B (zh) | 防止壅塞配置方法及装置 | |
CN117057290A (zh) | 时序优化方法、装置、电子设备及存储介质 | |
TWI381282B (zh) | 防止壅塞配置方法及裝置 | |
CN111339727B (zh) | 先进制程下最小化时延和溢出的通孔柱感知层分配器 | |
CN104683265B (zh) | 一种用于100g接口的大容量精确包计数方法 | |
CN112699631A (zh) | 解决布线通道拐角处布线拥塞问题的设计优化方法 | |
US20140299941A1 (en) | Sram cell with reduced voltage droop | |
US20060236283A1 (en) | Method of designing layout of semiconductor integrated circuit and apparatus for doing the same | |
CN116842896A (zh) | 一种芯片控制标准单元放置优化拥塞的方法 | |
US7609550B2 (en) | Compact virtual ground diffusion programmable ROM array architecture, system and method | |
CN114189523A (zh) | 用于cdn的边缘节点的回源的方法、装置和存储介质 | |
US20100122039A1 (en) | Memory Systems and Accessing Methods | |
CN110188440B (zh) | 基于单粒子翻转数据的物理lsb与逻辑地址映射关系提取方法 | |
US9230686B2 (en) | Semiconductor device having roll call circuit | |
CN102087674B (zh) | 防止壅塞配置装置及方法 | |
CN109376384A (zh) | 一种fpga资源布局方法及装置 | |
US10860758B2 (en) | Method of using simulation software to generate circuit layout | |
CN103713962A (zh) | 一种检测数据链表方法及电子设备 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20201020 Address after: No. 1, Xingzhu Road, Hsinchu Science Park, Taiwan, China Patentee after: MEDIATEK Inc. Address before: 4 building 518057, block C, Institute of international technology innovation, South tech ten road, Shenzhen hi tech Zone, Guangdong Patentee before: Mstar Semiconductor,Inc. Patentee before: MEDIATEK Inc. Effective date of registration: 20201020 Address after: 4th Floor, Block C, International Institute of Technology Innovation, Nanshi Road, Shenzhen High-tech Zone, Guangdong Province Patentee after: Mstar Semiconductor,Inc. Patentee after: MEDIATEK Inc. Address before: 4 building 518057, block C, Institute of international technology innovation, South tech ten road, Shenzhen hi tech Zone, Guangdong Patentee before: Mstar Semiconductor,Inc. Patentee before: MSTAR SEMICONDUCTOR Inc. |
|
TR01 | Transfer of patent right |