CN101727292B - Storage equipment, as well as access system and method thereof - Google Patents
Storage equipment, as well as access system and method thereof Download PDFInfo
- Publication number
- CN101727292B CN101727292B CN 200810167922 CN200810167922A CN101727292B CN 101727292 B CN101727292 B CN 101727292B CN 200810167922 CN200810167922 CN 200810167922 CN 200810167922 A CN200810167922 A CN 200810167922A CN 101727292 B CN101727292 B CN 101727292B
- Authority
- CN
- China
- Prior art keywords
- addressed location
- memory device
- main frame
- location size
- controller
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The invention relates to the technical field of semiconductor storage, providing storage equipment, as well as access system and method thereof. The method comprises the following steps of: A.setting a controller of the storage equipment to support the size of at least one access unit; B. acquiring the size of the access unit supported by the controller and setting the size of an access unit of a mainframe to the storage equipment to be the size of the access unit supported by the controller; and C. accessing the storage equipment by the mainframe according to the set size of the access unit. By adopting the storage equipment as well as the access system and the method thereof, the performance of access storage equipment can be improved.
Description
Technical field
The present invention relates to technical field of semiconductor memory, more particularly, relate to a kind of access system, method and memory device of memory device.
Background technology
The operation system conducts interviews to memory device on the main frame.Memory device inside comprises controller and storage medium, and its middle controller communicates by interfaces such as USB, SATA, PATA with host side as the bridge of accessing between main frame and the storage medium.
Main frame conducts interviews to memory device with certain cell size in the prior art.For example, with the sector accessing storage device, each sector is 512 bytes, and each access is several sectors.And memory device (for example flash memory device) generally conducts interviews take page or leaf as unit, and at present each page or leaf of a lot of storage mediums greater than 512 bytes (be 1K, 2K, 4K etc. such as every page).Like this, when the operating system on the main frame will be to the memory device data writing, if the data deficiencies one page that writes, the controller of memory device inside then need the data reading in this page, the data composition one page that will write with main frame writes storage medium again.Like this, reduced the access performance of memory device.
In addition, because the data of the inevitable each write storage device of prior art are irregular, then corresponding meeting increases the number of times of writing of controller, thereby causes the life-span of memory device to descend.
Therefore the access system, method and the memory device that need a kind of new memory device can improve the access performance of memory device.
Summary of the invention
One of purpose of the present invention is to provide a kind of access system, method and memory device of memory device, is intended to solve the low problem of prior art accessing storage device performance.
In order to realize goal of the invention, described system comprises the main frame of operation system and accessing storage device, and described memory device comprises the controller that links to each other with main frame, the storage medium that links to each other with described controller,
Described controller is supported at least a addressed location size;
Described main frame obtains the addressed location size that described controller is supported, and the addressed location size that the addressed location size of memory device is supported for described controller is set, and according to set addressed location size access memory device.
Preferably, described main frame further obtains the best addressed location size that controller is supported, and it is big or small for described best addressed location to the addressed location size of memory device that main frame is set.
Further preferably, described best addressed location size is the integral multiple of the page or leaf of memory device.
Preferably, the addressed location size that described main frame further selects main frame to support from the addressed location size that controller is supported, and the addressed location size that the addressed location size of memory device is supported for described main frame is set.
In order to realize better said method comprising the steps of goal of the invention:
A., the controller that described memory device is set is supported at least a addressed location size;
B. obtain the addressed location size that described controller is supported, and the addressed location size that main frame is supported for described controller the addressed location size of memory device is set;
C. described main frame is according to set addressed location size access memory device.
Preferably, described steps A further comprises: obtain the best addressed location size that described controller is supported, and it is big or small for described best addressed location to the addressed location size of memory device that main frame is set.
Further preferably, described best addressed location size is the integral multiple of the page or leaf of memory device.
Preferably, described steps A further comprises: the addressed location size of from the addressed location size that described controller is supported, selecting main frame to support, and the cell size that main frame is supported for described main frame the addressed location size of memory device is set.
In order to realize better goal of the invention, described equipment comprise controller, with the storage medium that described controller links to each other, described controller is supported at least a addressed location size.
As from the foregoing, the present invention is in the process of accessing storage device, main frame is according to the addressed location size of memory device inside, self can be set to the addressed location size of memory device, so that the addressed location in the same size of main frame and controller, avoid data deficiencies one page and the irregular situation of data writing of main frame write storage device, therefore improved the performance of accessing storage device; In addition, in the process of accessing storage device, can effectively reduce the indegree of writing of controller, therefore prolong the serviceable life of memory device.
Description of drawings
Fig. 1 is the structural representation of the access system of memory device among one of them embodiment of the present invention;
Fig. 2 is the structural representation of memory device among one of them embodiment of the present invention;
Fig. 3 is the process flow diagram of the access method of memory device among one of them embodiment of the present invention;
Fig. 4 is the process flow diagram of the access method of memory device among one of them embodiment of the present invention.
In order to make purpose of the present invention, technical scheme and advantage clearer, below in conjunction with drawings and Examples, the present invention is further elaborated.
Embodiment
In the present invention, support at least a addressed location size by the controller that memory device is set, obtain at least a addressed location size that described controller is supported, and the addressed location size that main frame is supported for described controller the addressed location size of memory device is set, and main frame is according to set addressed location size access memory device.Like this, improved the performance of accessing storage device.
Fig. 1 shows the access system structure of memory device among the present invention, and this system comprises main frame 100, controller 200, storage medium 300.
Should be noted that the annexation between each equipment is the needs of explaining its information interaction and control procedure for clear in all diagrams of the present invention, therefore should be considered as annexation in logic, and should not only limit to physical connection.Wherein:
In one embodiment, main frame 100 is further used for obtaining the best addressed location size that controller 200 is supported, and the addressed location size that arranges memory device is described best addressed location size.
In another embodiment, main frame 100 is further used for the addressed location size that selection main frame 100 is supported from the addressed location size that controller is supported, and arranges the big or small addressed location size for described main frame 100 supports of the addressed location of memory device.
Fig. 2 shows the inner structure of memory device in one embodiment of the present of invention.This memory device comprises controller 20 and storage medium 30, wherein:
Fig. 3 shows the flow process of the access method of memory device among the present invention, and the method flow process is based on system architecture shown in Figure 1, and detailed process is as follows:
In step S301, the controller that memory device is set is supported at least a addressed location size
In step S302, main frame 100 obtains the addressed location size that described controller is supported, and the big or small addressed location size for described controller support of addressed location of 100 pairs of memory devices of main frame is set.
In step S303, main frame 100 is according to set addressed location size access memory device.
Fig. 4 shows the access method flow process of memory device in one embodiment of the present of invention, and the method flow process is based on system architecture shown in Figure 1, and detailed process is as follows:
Institute in carrying out this embodiment in steps before, operating system has been installed on the main frame 100, memory device links to each other with main frame, and the controller that memory device is set can support at least a addressed location big or small.After memory device powers on, the default access cell size that initialization arranges.In one embodiment, the page or leaf size of memory device is 2K, and the addressed location size that acquiescence can be set is 512 general bytes.
In step S401, main frame 100 detects whether memory device is arranged, if having, then enters step S402, otherwise returns.
In step S402, main frame 100 obtains the best addressed location size that memory device is supported.In one embodiment, the best addressed location size of memory device is determined that by controller 200 it can be the page or leaf size of memory device, also can be the integral multiple of page or leaf.In a preferred embodiment, the best addressed location size of controller 200 is page or leaf sizes of memory device, and namely 2K then returns 2K to main frame 100.
In step S403, judge whether main frame 100 supports best addressed location size, if then enter step S404, otherwise enter step S405.
In step S404, the addressed location size that main frame 100 is set is described best addressed location size.
In step S405, main frame 100 obtains all addressed location sizes that memory device is supported.In one embodiment, the supported addressed location size of memory device has 512 bytes, 1K, 2K etc., then returns 512 bytes, 1K, 2K etc. to main frame 100.
In step S406, the addressed location size that main frame 100 selects a main frame to support from the addressed location size that memory device is supported, and arrange.In one embodiment, main frame 100 gets access to memory device and supports the addressed locations such as 512 bytes, 1K, 2K size, and then main frame 100 is selected an addressed location size self supporting.In a preferred embodiment, main frame 100 is supported 1K, and then self is set to 1K to the addressed location size of memory device.
In step S407, main frame 100 is according to the addressed location size access memory device that sets.
In one embodiment, main frame 100 is supported the best addressed location (for example 2K) of memory device, then self is set to 2K to the addressed location size of memory device, so that the addressed location of main frame 100 size is consistent with the addressed location size (2K) of memory device, main frame 100 is according to the addressed location that sets size (2K) accessing storage device, avoided main frame 100 each data writings deficiency one pages and increases the situation that controller 200 is write number of times.
In another embodiment, main frame 100 is not supported the best addressed location (for example 2K) of memory device, then obtain all addressed locations sizes that memory device supports (512 bytes for example, 1K, 2K etc.), and the addressed location size (for example main frame is supported the addressed location size of 1K) from wherein selecting a main frame 100 to support, then the addressed location size of main frame 100 self is set to 1K, so that the addressed location of main frame 100 size is consistent with the addressed location size (1K) of memory device, main frame 100 is according to the cell size that sets (1K) accessing storage device, thereby also avoided main frame 100 not enough one pages of each data writing and increase the situation that controller 200 is write number of times.
Should be noted that the present invention is typical uses but is not limited to flash memory device, at other similar hard disks, also can use method set forth in the present invention in the equipment such as disk.
The above only is preferred embodiment of the present invention, not in order to limiting the present invention, all any modifications of doing within the spirit and principles in the present invention, is equal to and replaces and improvement etc., all should be included within protection scope of the present invention.
Claims (6)
1. the access system of a memory device, comprise the main frame of operation system and accessing storage device, described memory device comprise the controller that links to each other with main frame, with the storage medium that described controller links to each other, it is characterized in that,
Described controller is supported at least a addressed location size;
Described main frame obtains the addressed location size that described controller is supported, the addressed location size of further from the addressed location size that controller is supported, selecting described main frame to support, and arrange the big or small addressed location size for described controller and the support of described main frame of the addressed location of memory device, and according to set addressed location size access memory device.
2. the access system of memory device according to claim 1 is characterized in that, described main frame further obtains the best addressed location size that controller is supported, and it is big or small for described best addressed location to the addressed location size of memory device that main frame is set.
3. the access system of memory device according to claim 2 is characterized in that, described best addressed location size is the integral multiple of the page or leaf of memory device.
4. the access method of a memory device is characterized in that, said method comprising the steps of:
A., the controller that described memory device is set is supported at least a addressed location size;
B. obtain the addressed location size that described controller is supported, the addressed location size that the selection main frame is supported from the addressed location size that described controller is supported, and main frame is set to the big or small addressed location size for described controller and the support of described main frame of the addressed location of memory device;
C. described main frame is according to set addressed location size access memory device.
5. the access method of memory device according to claim 4, it is characterized in that, described steps A further comprises: obtain the best addressed location size that described controller is supported, and it is big or small for described best addressed location to the addressed location size of memory device that main frame is set.
6. the access method of memory device according to claim 5 is characterized in that, described best addressed location size is the integral multiple of the page or leaf of memory device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200810167922 CN101727292B (en) | 2008-10-16 | 2008-10-16 | Storage equipment, as well as access system and method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200810167922 CN101727292B (en) | 2008-10-16 | 2008-10-16 | Storage equipment, as well as access system and method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101727292A CN101727292A (en) | 2010-06-09 |
| CN101727292B true CN101727292B (en) | 2013-04-17 |
Family
ID=42448235
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200810167922 Active CN101727292B (en) | 2008-10-16 | 2008-10-16 | Storage equipment, as well as access system and method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101727292B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1717661A (en) * | 2003-04-25 | 2006-01-04 | 松下电器产业株式会社 | Data recording apparatus |
| CN1846199A (en) * | 2003-08-29 | 2006-10-11 | 松下电器产业株式会社 | Non-volatile storage device and write method thereof |
-
2008
- 2008-10-16 CN CN 200810167922 patent/CN101727292B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1717661A (en) * | 2003-04-25 | 2006-01-04 | 松下电器产业株式会社 | Data recording apparatus |
| CN1846199A (en) * | 2003-08-29 | 2006-10-11 | 松下电器产业株式会社 | Non-volatile storage device and write method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101727292A (en) | 2010-06-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8621141B2 (en) | Method and system for wear leveling in a solid state drive | |
| CN104750571A (en) | Method for error correction, memory device and controller of memory device | |
| US9507708B2 (en) | Method for managing memory apparatus, associated memory apparatus thereof and associated controller thereof | |
| CN103049216B (en) | Solid state hard disc and data processing method, system | |
| CN101556555B (en) | Block managing method for flash memory as well as controller and storage system thereof | |
| US9213636B2 (en) | Data accessing method for flash memory storage device having data perturbation module, and storage system and controller using the same | |
| US11809723B2 (en) | Unbalanced plane management method, associated data storage device and controller thereof | |
| JP2009163647A (en) | Disk array device | |
| US9123443B2 (en) | Memory device, memory management device, and memory management method | |
| CN103076993A (en) | Storage system and method for concentration type system | |
| CN102789422B (en) | The method for writing data of solid state hard disc | |
| CN105487824A (en) | Information processing method, storage device and electronic device | |
| CN102867046B (en) | Database optimizing method based on solid state hard disc and system | |
| US20090216946A1 (en) | Raid1 system and reading method for enhancing read performance | |
| US20130198586A1 (en) | Data storage control apparatus, data storage apparatus and data storage method in the same | |
| CN103019624A (en) | Phase change memory device | |
| CN111338995B (en) | Data storage device and method of operating the same | |
| CN102362263A (en) | SSD controller, and method for operating an SSD controller | |
| US10289334B2 (en) | Valid data merging method, memory controller and memory storage apparatus | |
| CN101872318B (en) | Data access method for flash memory and storage system and controller thereof | |
| CN101727292B (en) | Storage equipment, as well as access system and method thereof | |
| CN102160038A (en) | Method and an apparatus to manage non-volatile disl cache | |
| US9009389B2 (en) | Memory management table processing method, memory controller, and memory storage apparatus | |
| JP5953245B2 (en) | Information processing system | |
| US20100318738A1 (en) | Hard disk system and method for accessing the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |