CN101645058A - Command processing method, command sending method, device and system - Google Patents
Command processing method, command sending method, device and system Download PDFInfo
- Publication number
- CN101645058A CN101645058A CN200910092007A CN200910092007A CN101645058A CN 101645058 A CN101645058 A CN 101645058A CN 200910092007 A CN200910092007 A CN 200910092007A CN 200910092007 A CN200910092007 A CN 200910092007A CN 101645058 A CN101645058 A CN 101645058A
- Authority
- CN
- China
- Prior art keywords
- address
- base address
- equipment
- order
- command
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The invention provides a command processing method, a command sending method, a device and a system, wherein the command processing method comprises the following steps: receiving commands sent by a host machine through a processing layer data packet, obtaining a base address carried in the high address space of the processing layer data packet, wherein the base address is used for indentifying operational types of the commands, and carrying out corresponding operations according to the operational types of the command indentified by the base address. By the processing, detects of high expenditure, lower performance of a link circuit in the prior art caused by the data volume oversize of the commands are overcome and the own data volume of the commands can be saved, thus reducing sending times of the commands, reducing the expenditure of the link circuit and increasing the performance of the link circuit.
Description
Technical field
The embodiment of the invention relates to field of computer technology, relates in particular to a kind of command handling method, command sending method, Apparatus and system.
Background technology
In the prior art, quick peripheral component interconnection (Peripheral ComponentInterconnect Express; Hereinafter to be referred as: PCIE) be a kind of bus and interface standard.At (the solid state disk of the solid state hard disc with PCIE interface; Hereinafter to be referred as: SSD), PCIE is mainly as a delivery agreement, all is by personal computer system interface (the Small Computer System Interface over PCIE based on the PCIE standard to the control of SSD with to the reading and writing data of SSD; Hereinafter to be referred as: SCSIOVER PCIE) or off-gauge SCSI OVER PCIE realize.That is to say that read write command and control command are carried at processing layer packet (transaction layer packet; Hereinafter to be referred as: in useful load TLP) (payload), and be handed down to SSD with the canonical form of storer (memory) write operation of PCIE, subsequently, SSD can be by carrying out corresponding order to the parsing of content in the useful load.
In the PCIE agreement, the size of load can be subjected to the restriction of payload capacity and processor cache capacity among the TLP, and when especially main frame was initiatively initiated memory write operation, the restriction that is subjected to the processor cache capacity was especially obvious.
In realizing process of the present invention, the inventor finds that prior art the issuing in the process an of subcommand, mainly carries in the order: the length of the action type of order, the transaction number of order, data, the LBA (Logical Block Addressing) pattern of data (Logical Block Addressing; Hereinafter to be referred as: LBA) address etc., in the ordinary course of things, the primary memory write operation can only transmit the data of 8 bits (byte), and owing to need to carry above-mentioned parameter in the order, therefore, the data volume of order itself may surpass 8 bits sometimes.Therefore, issuing a subcommand needs to carry out twice storage device write operation at least, thereby has increased the expense of link, has reduced the performance of link.
Summary of the invention
The embodiment of the invention provides a kind of command handling method, command sending method, Apparatus and system, the defective that cause the expense of link big in order to solve in the prior art owing to the data volume of order itself is excessive, performance is low has realized ordering the saving of data volume own.
The embodiment of the invention provides a kind of command handling method, comprising: receive the order that main frame issues by the processing layer packet; Obtain the base address of carrying in the space, high address of processing layer packet, wherein, the base address is used for the action type of marking command; Action type according to the order of base address sign is operated accordingly.
The embodiment of the invention also provides a kind of command sending method, comprising: to the equipment transmitting order to lower levels, carry base address in the space, high address of processing layer packet by the processing layer packet, the base address is used for the action type of marking command.
The embodiment of the invention also provides a kind of equipment with quick peripheral component interconnect standard interface, comprising: receiver module is used to receive the order that main frame issues by the processing layer packet; Acquisition module is used for obtaining the base address that carry in the space, high address of processing layer packet, and the base address is used for the action type of marking command; Processing module is used for operating accordingly according to the action type of the order of base address sign.
The embodiment of the invention also provides a kind of main process equipment, comprising: processing module, be used for carrying the base address in the space, high address of processing layer packet, and the base address is used for the action type of marking command; Sending module is used for by the processing layer packet to the equipment transmitting order to lower levels.
The embodiment of the invention also provides a kind of command treatment system, comprises above-mentioned equipment and above-mentioned main process equipment with quick peripheral component interconnect standard interface.
The command handling method of the embodiment of the invention, command sending method, Apparatus and system, by utilizing the high address marking command action type in the processing layer packet, do not need to re-use the command operation type parameter in the feasible order and come the marking command action type, overcome cause the expense of link big owing to the data volume of order itself is excessive in the prior art, defective that performance is low, can save the data volume of order itself, thereby reduce the number of times that order issues, reduce the expense of link, improved the performance of link.
Description of drawings
In order to be illustrated more clearly in the embodiment of the invention or technical scheme of the prior art, to do one to the accompanying drawing of required use in embodiment or the description of the Prior Art below introduces simply, apparently, accompanying drawing in describing below is some embodiments of the present invention, for those of ordinary skills, under the prerequisite of not paying creative work, can also obtain other accompanying drawing according to these accompanying drawings.
Fig. 1 is the process flow diagram of the command handling method of the embodiment of the invention;
Fig. 2 is the synoptic diagram of configuration space of the equipment of the embodiment of the invention;
Fig. 3 is the synoptic diagram in 32 TLP packet header of the embodiment of the invention;
Fig. 4 is the synoptic diagram in 64 TLP packet header of the embodiment of the invention;
Fig. 5 is the process flow diagram of the command sending method of the embodiment of the invention;
Fig. 6 is the structural representation of the equipment of the quick peripheral component interconnect standard of having of embodiment of the invention interface;
Fig. 7 is the structural representation of the main process equipment of the embodiment of the invention.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the invention, the technical scheme in the embodiment of the invention is clearly and completely described, obviously, described embodiment only is the present invention's part embodiment, rather than whole embodiment.Based on the embodiment among the present invention, those of ordinary skills belong to the scope of protection of the invention not making the every other embodiment that is obtained under the creative work prerequisite.
According to embodiments of the invention, a kind of command handling method is provided, Fig. 1 is the process flow diagram of the command handling method of the embodiment of the invention, as shown in Figure 1, comprises according to the command handling method of the embodiment of the invention:
Particularly, this base address is the start address that sends the address field of order, and equipment can that is to say by self configuration space to the main frame application, and main frame is by being that the address space of start address sends this order with the base address.In embodiments of the present invention, this base address also is used for the action type of marking command.
Particularly, the action type of mentioned order can comprise: read operation and write operation.Need to prove that in embodiments of the present invention, the action type of order can also comprise multiple action types such as query manipulation.
Below, the details in the above-mentioned processing procedure is described in detail.
In the description below the embodiment of the invention, for convenience, the read operation and the write operation order that issue with the reception main frame are that example describes.
Particularly, for carrying out the described technical scheme of the embodiment of the invention, equipment need pass through the configuration space of self to main frame application base address.Fig. 2 is the synoptic diagram of configuration space of the equipment of the embodiment of the invention, as shown in Figure 2, in the configuration space 00-15 of this equipment, comprise preserve first base address (BaseAddress 0) to the 6th base address the address space of (Base Address 5), equipment can be by this six sector addresses space to main frame (or system) application base address, the base address quantity of application can be provided with according to actual needs, to apply for that two base address are that example describes, equipment is respectively applied for sign read operation and write operation to two base address of main frame application in the present embodiment.Above-mentioned two base address are the start address of the address space or the address field of host assignment, and the shared bit number of this address space or address field can be adjusted according to actual conditions.Need to prove that owing to only comprise six sector address spaces in the configuration space, therefore, equipment at most can only be by configuration space to six base address of main frame application.
Main frame is after the address field application of the equipment of receiving, can correspondingly distribute two address fields to give equipment, one sector address is used to send the read operation order, the base address of this sector address (promptly, the start address of this sector address) is used to identify the read operation order, another sector address is used to send the write operation order, and the base address of this sector address is used to identify the write operation life.Subsequently, main frame will be distributed in the corresponding address space of base address write device configuration space of two address fields of equipment, as shown in Figure 2, in an embodiment of the present invention, main frame will represent that the base address of the address field of read operation has write in the space, first base address of configuration space, and the read command that All hosts is handed down to this equipment all issues by this base address, promptly, main frame is carried at this base address in the space, high address in TLP packet header when issuing read operation; Main frame will represent that the base address of the address field of write operation has write in the space, second base address of configuration space, the write order that All hosts is handed down to this equipment all issues by this base address, that is, main frame is carried at this base address in the space, high address in TLP packet header when issuing write operation.
Concrete, main frame is carried at the base address of distributing to this equipment mark read operation in the space, high address in TLP packet header when issuing the read operation order, and this high address is used to route to the equipment that receives this order.For example, as shown in Figure 3, Fig. 3 is the synoptic diagram in 32 TLP packet header of the embodiment of the invention, as shown in Figure 3, address [31:2] (Address[31:2]) be the space, high address in the TLP packet header, in actual applications, can write the Address[31:2 in TLP packet header successively from the most significant digit in space, high address according to the shared concrete bit number in base address].Fig. 4 is the synoptic diagram in 64 TLP packet header of the embodiment of the invention, as shown in Figure 4, address [63:32] (Address[63:32]) and address [31:2] (Address[31:2]) be the space, high address in the TLP packet header, in actual applications, can write the Address[63:32 in TLP packet header successively from the most significant digit in space, high address according to the shared concrete bit number in base address] and/or Address[31:2].The base address of carrying in the space, above-mentioned high address participates in route as start address.After equipment receives order, can begin from the most significant digit the space, high address in packet header, resolve the base address in the space, high address, TLP packet header, and determine that according to the base address that parses the action type that receives orders is read operation or write operation.Thereby the action type according to order is operated accordingly.
Need to prove that the described equipment of the embodiment of the invention is the equipment with quick peripheral component interconnect standard interface, comprise solid state hard disc (SolidState Disk with quick peripheral component interconnect standard interface; Hereinafter to be referred as: SSD).It will be appreciated by persons skilled in the art that the embodiment of the invention not only can be used among the SSD with PCIE interface, can also be used for all by the communication between two equipment of PCIE bus interconnection.
By above-mentioned processing, in the useful load of TLP bag, just do not need to use special byte to represent the action type of ordering, thereby can reduce the length of order itself, can reduce simultaneously the number of times of the memory read write operation that carries out owing to frequent execution read write command, thereby improved the utilization factor of link, and improved treatable maximum I/O frequency (the Input/Output Per Second in the unit interval of system; Hereinafter to be referred as: IOPS) and streamability.
In addition, from above-mentioned processing procedure as can be seen, the embodiment of the invention is directly used the action type of the base address marking command in the space, high address, no longer need in the order to use special byte to represent the action type of ordering, thereby increased the reservation position in the order, this reservation position can be used for carrying out the expansion of order.When order needs expansion, just do not need again multiple read write command, also can improve utilization factor, IOPS and the streamability of link to a certain extent.
According to another embodiment of the present invention, provide a kind of command sending method, Fig. 5 is the process flow diagram of the command sending method of the embodiment of the invention, as shown in Figure 5, comprises according to the command sending method of the embodiment of the invention:
Particularly, the action type of order can comprise: read operation and write operation.Need to prove that in embodiments of the present invention, the action type of order can also comprise multiple action types such as query manipulation, still, in the description below the embodiment of the invention, is that example describes with read operation and write operation only.
At first, equipment need pass through the configuration space of self to main frame application base address, the configuration space of equipment can be understood with reference to Fig. 2, in addition, in the above embodiments, equipment is had been described in detail by the process of configuration space to main frame application base address, particular content can be understood with reference to the corresponding contents in the foregoing description, does not repeat them here.
Main frame can correspondingly distribute two address fields to give equipment after the address field application of the equipment of receiving, and a sector address is used to identify read operation, and another sector address is used to identify write operation.Subsequently, main frame will distribute to equipment two address fields the base address (promptly, the start address of address field) writes in the corresponding address space in equipment disposition space, as shown in Figure 2, in an embodiment of the present invention, main frame will represent that the base address of the address field of read operation has write in the space, first base address of configuration space, the read command that All hosts is handed down to this equipment all issues by this base address, promptly, main frame is carried at this base address in the space, high address in TLP packet header when issuing read operation; Main frame will represent that the base address of the address field of write operation has write in the space, second base address of configuration space, and the write order that All hosts is handed down to this equipment all issues by this base address.
Concrete, when main frame when issuing read operation, the base address of distributing to this equipment mark read operation order is carried in the space, high address in TLP packet header, this high address is used to route to the equipment that receives this order.As shown in Figure 3, address [31:2] (Address[31:2]) be the space, high address in the TLP packet header, in actual applications, can write the Address[31:2 in TLP packet header successively from the most significant digit in space, high address according to the shared concrete bit number in base address].As shown in Figure 4, address [63:32] (Address[63:32]) and address [31:2] (Address[31:2]) be the space, high address in the TLP packet header, in actual applications, can write the Address[63:32 in TLP packet header successively from the most significant digit in space, high address according to the shared concrete bit number in base address] and/or Address[31:2].
Main frame by TLP behind the equipment transmitting order to lower levels, this base address of wherein carrying participates in route as start address, make the equipment that receives this order can determine the action type of order, and operate accordingly according to the action type of order according to the base address in the TLP packet header.
By above-mentioned processing, come the marking command type by the partial information of utilizing address in the TLP packet header, reduce the order length of main frame when the read write command of equipment sending data, thereby reduce the number of times that carries out the memory read write operation, and then improve the utilization factor of link.In addition, increased the reservation position in the order, made order that more expansion can be arranged.
According to embodiments of the invention, a kind of equipment with quick peripheral component interconnect standard interface is provided, Fig. 6 is the structural representation of the equipment of the quick peripheral component interconnect standard of having of embodiment of the invention interface, as shown in Figure 6, the equipment according to the quick peripheral component interconnect standard of having of embodiment of the invention interface comprises: receiver module 60, acquisition module 62, first processing module 64.Below, in conjunction with the accompanying drawings, the equipment of the embodiment of the invention is elaborated.
Particularly, this base address is the start address that sends the address field of order, and equipment can that is to say by self configuration space to the main frame application, and main frame is by being that the address space of start address sends this order with the base address.In embodiments of the present invention, this base address also is used for the action type of marking command;
Alternatively, the action type of order can comprise: read operation and write operation.Need to prove that in embodiments of the present invention, the action type of order can also comprise multiple action types such as query manipulation, still, in the description below the embodiment of the invention, is that example describes with read operation and write operation only.
Particularly, before the order that receiver module 60 reception main frames issue by TLP, the application module in the equipment can at first be passed through the configuration space of equipment to the described base address of main frame application.As shown in Figure 2, in the configuration space 00-15 of this equipment, comprise preserve first base address (Base Address 0) to the 6th base address the address space of (Base Address 5), the application module can be by this six sector addresses space to main frame (or system) application base address, the application base address quantity can be provided with according to actual needs, in the present embodiment to apply for that two base address are that example describes.Above-mentioned two base address are respectively applied for sign read operation and write operation.Above-mentioned two start addresses that the base address is the address space of host assignment, the shared bit number of this address space can be adjusted according to actual conditions.Need to prove that owing to only comprise six sector address spaces in the configuration space, therefore, equipment at most can only be by six base address of configuration space to the main frame application.Subsequently, main frame can corresponding distribute two address fields to give equipment, and the base address of two sector addresses is write address space in the configuration space, need to prove, the particular location of base address in TLP packet header can be understood with reference to Fig. 3, Fig. 4, do not repeat them here.
When main frame issues the read write command of data, the base address of distributing to this equipment mark read operation is carried in the space, high address in TLP packet header, this high address is used to route to the equipment that receives this order, and wherein, the base address participates in route as start address.Acquisition module 62 can be determined the action type that receives orders by resolving the base address in the space, high address, TLP packet header.
Need to prove, the described equipment of the embodiment of the invention is the equipment with quick peripheral component interconnect standard interface, more specifically, the described equipment of the embodiment of the invention is solid state hard disc (the Solid State Disk with quick peripheral component interconnect standard interface; Hereinafter to be referred as: SSD).That is to say that the embodiment of the invention not only can be used among the SSD with PCIE interface, can also be used for all by the communication between two equipment of PCIE bus interconnection.
By above-mentioned processing, equipment passes through to main frame application base address, and the base address of carrying in the parsing TLP packet header, just can determine the action type of ordering, can reduce simultaneously the length of order itself, and reduced the number of times of carrying out the memory write operation that read write command carries out owing to frequent, thereby utilization factor and the system treatable maximum I/O frequency and the streamability in the unit interval of link have been improved.
According to embodiments of the invention, a kind of main process equipment is provided, Fig. 7 is the structural representation of the main process equipment of the embodiment of the invention, as shown in Figure 7, main process equipment according to the embodiment of the invention comprises: second processing module 70, sending module 72, below, in conjunction with the accompanying drawings, the main process equipment of the embodiment of the invention is described in detail.
Particularly, the action type of order can comprise: read operation and write operation.Need to prove that in embodiments of the present invention, the action type of order can also comprise multiple action types such as query manipulation, still, in the description below the embodiment of the invention, is that example describes with read operation and write operation only.
At first, equipment need pass through the configuration space of self to main frame application base address, the configuration space of equipment can be understood with reference to Fig. 2, in addition, in the above embodiments, equipment is had been described in detail by the process of configuration space to main frame application base address, particular content can be understood with reference to the corresponding contents in the foregoing description, does not repeat them here.
Main frame can correspondingly distribute two address fields to give equipment after the address field application of the equipment of receiving, and a sector address is used to identify read operation, and other end address is used to identify write operation.Subsequently, main frame will distribute to equipment two address fields the base address (promptly, the start address of address field) writes in the corresponding address space in equipment disposition space, as shown in Figure 2, in an embodiment of the present invention, main frame will represent that the base address of the address field of read operation has write in the space, first base address of configuration space, all read commands that are handed down to this equipment all issue by this base address, main frame will represent that the base address of the address field of write operation has write in the space, second base address of configuration space (Base Address 2), and all write orders that are handed down to this equipment all issue by this base address.
The particular location of base address in TLP packet header can be understood with reference to Fig. 3, Fig. 4, do not repeat them here.
Sending module 72 is used for by the processing layer packet wherein, carrying the base address in the space, high address of processing layer packet to the equipment transmitting order to lower levels, and this base address is used for the action type of marking command.
Sending module 72 by TLP behind the equipment transmitting order to lower levels, the high address in the packet header is used to route to the equipment that receives this order, this base address of carrying in the space, high address participates in route as start address.Make the action type that can determine order according to the base address in the TLP packet header that receives this order, and operate accordingly according to the action type of order.
By above-mentioned processing, main process equipment comes the marking command type by the mode of carrying the base address in TLP packet header, reduce the order length of main frame when the read write command of equipment sending data, thereby reduced the number of times that carries out the memory read write operation, and then improved the utilization factor of link.In addition, also increased the reservation position in the read write command, made order that more expansion can be arranged.
According to embodiments of the invention, a kind of command treatment system also is provided, comprise equipment and main process equipment in the foregoing description with quick peripheral component interconnect standard interface, in the above-described embodiments, equipment and the main process equipment with quick peripheral component interconnect standard interface had been described in detail, do not repeat them here.
The command treatment system of the embodiment of the invention has reduced the number of times that carries out the memory read write operation, and then improves the utilization factor of link.
Device embodiment described above only is schematic, wherein said unit as the separating component explanation can or can not be physically to separate also, the parts that show as the unit can be or can not be physical locations also, promptly can be positioned at a place, perhaps also can be distributed on a plurality of network element.Can select wherein some or all of module to realize the purpose of present embodiment scheme according to the actual needs.Those of ordinary skills promptly can understand and implement under the situation of not paying performing creative labour.
Through the above description of the embodiments, those skilled in the art can be well understood to each embodiment and can realize by the mode that software adds essential general hardware platform, can certainly pass through hardware.Based on such understanding, the part that technique scheme contributes to prior art in essence in other words can embody with the form of software product, this computer software product can be stored in the computer-readable recording medium, as ROM/RAM, magnetic disc, CD etc., comprise that some instructions are with so that a computer equipment (can be a personal computer, server, perhaps network equipment etc.) carry out the described method of some part of each embodiment or embodiment.
It should be noted that at last: above embodiment only in order to technical scheme of the present invention to be described, is not intended to limit; Although with reference to previous embodiment the present invention is had been described in detail, those of ordinary skill in the art is to be understood that: it still can be made amendment to the technical scheme that aforementioned each embodiment put down in writing, and perhaps part technical characterictic wherein is equal to replacement; And these modifications or replacement do not make the essence of appropriate technical solution break away from the spirit and scope of various embodiments of the present invention technical scheme.
Claims (10)
1, a kind of command handling method is characterized in that, comprising:
Receive the order that main frame issues by the processing layer packet;
Obtain the base address of carrying in the space, high address of described processing layer packet, described base address is used to identify the action type of described order;
Action type according to the described order of described base address sign is operated accordingly.
2, command handling method according to claim 1 is characterized in that: described base address is allocated in advance by described main frame.
3, a kind of command sending method is characterized in that, comprising:
To the equipment transmitting order to lower levels, carry base address in the space, high address of described processing layer packet by the processing layer packet, described base address is used to identify the action type of described order.
4, command sending method according to claim 3 is characterized in that: described base address is allocated in advance by main frame.
5, command sending method according to claim 4 is characterized in that: described equipment comprises the equipment with quick peripheral component interconnect standard interface.
6, a kind of equipment with quick peripheral component interconnect standard interface is characterized in that, comprising:
Receiver module is used to receive the order that main frame issues by the processing layer packet;
Acquisition module is used for obtaining the base address that carry in the space, high address of described processing layer packet, and described base address is used to identify the action type of described order;
First processing module is used for operating accordingly according to the action type of the described order of described base address sign.
7, the equipment with quick peripheral component interconnect standard interface according to claim 6, it is characterized in that: described base address is allocated in advance by described main frame.
8, a kind of main process equipment is characterized in that, comprising:
Second processing module is used for carrying the base address in the space, high address of processing layer packet, and described base address is used to identify the action type of described order;
Sending module is used for by described processing layer packet to the equipment transmitting order to lower levels.
9, main process equipment according to claim 8 is characterized in that: described base address is allocated in advance by described main process equipment.
10, a kind of command treatment system is characterized in that, comprises that each describedly has the equipment of quick peripheral component interconnect standard interface and as each described main process equipment of claim 8 to 9 as claim 6 to 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910092007 CN101645058B (en) | 2009-09-04 | 2009-09-04 | Command processing method, command sending method, device and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910092007 CN101645058B (en) | 2009-09-04 | 2009-09-04 | Command processing method, command sending method, device and system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101645058A true CN101645058A (en) | 2010-02-10 |
| CN101645058B CN101645058B (en) | 2012-12-19 |
Family
ID=41656946
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200910092007 Expired - Fee Related CN101645058B (en) | 2009-09-04 | 2009-09-04 | Command processing method, command sending method, device and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101645058B (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102243617A (en) * | 2011-07-08 | 2011-11-16 | 福建星网锐捷网络有限公司 | Read/write processing method, read/write processing equipment and read/write processing system |
| CN102346825A (en) * | 2010-07-21 | 2012-02-08 | 三星Sds株式会社 | Device and method for providing soc-based anti-malware service |
| WO2012100724A1 (en) * | 2011-01-28 | 2012-08-02 | 成都市华为赛门铁克科技有限公司 | Method, device, and system for transmitting packet on pcie bus |
| CN102694717A (en) * | 2011-03-23 | 2012-09-26 | 成都市华为赛门铁克科技有限公司 | Method, device and system for transmitting messages on PCIE bus |
| CN110134629A (en) * | 2019-05-20 | 2019-08-16 | 哈尔滨工业大学 | A kind of NVMe SSD PCIe data Packet analyzing method based on FPGA |
| CN113297111A (en) * | 2021-06-11 | 2021-08-24 | 上海壁仞智能科技有限公司 | Artificial intelligence chip and operation method thereof |
| CN113835756A (en) * | 2021-09-28 | 2021-12-24 | 深圳大普微电子科技有限公司 | Host command analysis method and device, solid state disk controller and solid state disk |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101193118B (en) * | 2007-07-25 | 2010-08-18 | 中兴通讯股份有限公司 | A communication method between upper device and lower device |
-
2009
- 2009-09-04 CN CN 200910092007 patent/CN101645058B/en not_active Expired - Fee Related
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102346825A (en) * | 2010-07-21 | 2012-02-08 | 三星Sds株式会社 | Device and method for providing soc-based anti-malware service |
| WO2012100724A1 (en) * | 2011-01-28 | 2012-08-02 | 成都市华为赛门铁克科技有限公司 | Method, device, and system for transmitting packet on pcie bus |
| US9117033B2 (en) | 2011-01-28 | 2015-08-25 | Huawei Digital Technologies (Cheng Du) Co. Limited. | Method, device, and system for packet transmission on PCIE bus |
| CN102694717A (en) * | 2011-03-23 | 2012-09-26 | 成都市华为赛门铁克科技有限公司 | Method, device and system for transmitting messages on PCIE bus |
| CN102694717B (en) * | 2011-03-23 | 2017-04-12 | 华为数字技术（成都）有限公司 | Method, device and system for transmitting messages on PCIE bus |
| CN102243617A (en) * | 2011-07-08 | 2011-11-16 | 福建星网锐捷网络有限公司 | Read/write processing method, read/write processing equipment and read/write processing system |
| CN102243617B (en) * | 2011-07-08 | 2014-01-01 | 福建星网锐捷网络有限公司 | Read/write processing method, read/write processing equipment and read/write processing system |
| CN110134629A (en) * | 2019-05-20 | 2019-08-16 | 哈尔滨工业大学 | A kind of NVMe SSD PCIe data Packet analyzing method based on FPGA |
| CN110134629B (en) * | 2019-05-20 | 2021-12-10 | 哈尔滨工业大学 | NVMe SSD PCIe data packet analysis method based on FPGA |
| CN113297111A (en) * | 2021-06-11 | 2021-08-24 | 上海壁仞智能科技有限公司 | Artificial intelligence chip and operation method thereof |
| CN113835756A (en) * | 2021-09-28 | 2021-12-24 | 深圳大普微电子科技有限公司 | Host command analysis method and device, solid state disk controller and solid state disk |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101645058B (en) | 2012-12-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101645058B (en) | Command processing method, command sending method, device and system | |
| CN108363670B (en) | Data transmission method, device, equipment and system | |
| US7660911B2 (en) | Block-based data striping to flash memory | |
| CN110083461B (en) | Multitasking system and method based on FPGA | |
| EP2254036B1 (en) | Storage apparatus and data copy method | |
| CN109791522B (en) | Data migration method and system and intelligent network card | |
| JP2007058646A (en) | Data processing system | |
| CN104407933A (en) | Data backup method and device | |
| CN102388357B (en) | Method and system for accessing memory device | |
| US7774575B2 (en) | Integrated circuit capable of mapping logical block address data across multiple domains | |
| CN103828332A (en) | Data processing method, device, storage controller, and cabinet | |
| CN105260128A (en) | Method for writing data in storage device and storage device | |
| CN105335308A (en) | Method, apparatus and system for processing access information of storage device | |
| CN105260332A (en) | Method and system for orderly storing CPLD data packets | |
| US20210255794A1 (en) | Optimizing Data Write Size Using Storage Device Geometry | |
| CN116737624B (en) | High-performance data access device | |
| CN115883022B (en) | DMA transmission control method, apparatus, electronic device and readable storage medium | |
| CN115269455B (en) | Disk data read-write control method and device based on FPGA and storage terminal | |
| CN104038550A (en) | Data communication method and data communication device and storage system | |
| US20220317899A1 (en) | Storage system and method of operating the same | |
| US20060277326A1 (en) | Data transfer system and method | |
| CN105765542A (en) | Method for accessing files, distributed storage system and storage node | |
| CN103294560A (en) | Method and device for character string across process transmission | |
| CN105183390A (en) | Data access method and device | |
| CN113918092A (en) | Method and system for allocating storage space |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee |
Owner name: HUAWEI DIGITAL TECHNOLOGY (CHENGDU) CO., LTD. Free format text: FORMER NAME: CHENGDU HUAWEI SYMANTEC TECHNOLOGIES CO., LTD. |
|
| CP01 | Change in the name or title of a patent holder |
Address after: 611731 Chengdu high tech Zone, Sichuan, West Park, Qingshui River Patentee after: Huawei Symantec Technologies Co., Ltd. Address before: 611731 Chengdu high tech Zone, Sichuan, West Park, Qingshui River Patentee before: Chengdu Huawei Symantec Technologies Co., Ltd. |
|
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20121219 Termination date: 20190904 |