CN101625644B - Flash memory chip operation method, in-circuit emulator and flash memory chip operation system - Google Patents
Flash memory chip operation method, in-circuit emulator and flash memory chip operation system Download PDFInfo
- Publication number
- CN101625644B CN101625644B CN 200910090414 CN200910090414A CN101625644B CN 101625644 B CN101625644 B CN 101625644B CN 200910090414 CN200910090414 CN 200910090414 CN 200910090414 A CN200910090414 A CN 200910090414A CN 101625644 B CN101625644 B CN 101625644B
- Authority
- CN
- China
- Prior art keywords
- chip
- soc
- flash
- program
- circuit emulator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Debugging And Monitoring (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
The invention discloses a flash memory chip operation method which relates to the field of electron and solves the problems of troublesome operation process of generating an FME file and low system working efficiency when a flash memory chip is operated by the FME file. The method comprises the following steps: a supervisory computer obtains the configuration parameter and the general program of a flash memory chip according to the type of the flash memory chip; the supervisory computer modifies the general program according to the configuration parameter and obtains an executable program of the flash memory chip; and an on-chip system executes the executable program on the flash memory chip. The technical scheme is suitable for operating the flash memory chip in an embedded system.
Description
Technical field
The present invention relates to the operation to semiconductor storage, relate in particular to a kind of flash memory chip operation method, in-circuit emulator and flash memory chip operation system.
Background technology
SOC (system on a chip) (System on a Chip, SOC) is one of the popular direction in Embedded Application field.SOC (system on a chip) is connected with several flash chips, is used for the storage data.read at the flash chip that is connected on SOC (system on a chip), when writing with erase operation, need the first configuration parameter according to this flash chip of debugger, modify to being used for describing the example file that operates, with the example file that obtains being complementary with this flash chip, write a program that described flash chip is operated according to the template that presets again, and then generate FME file (Flash Method File in conjunction with this example file and program, the flash memory method file), the FME file comprises and can read flash chip, write the program with erase operation, the configuration information that also comprises flash chip on the bus that is described in Target Board.SOC (system on a chip) is downloaded and the corresponding FME file of flash chip from debugger, completes operation to this flash chip by carrying out the FME file.
State in realization in the process by FME file operation flash chip, the inventor finds that in prior art, there are the following problems:
The kind of flash chip is numerous, and the parameter of each flash chip also is not quite similar, and when using FME file operation flash chip, need to generate a FME file for each flash chip that is connected on SOC (system on a chip), and the process of generation is more numerous; And when a flash chip is operated, choose the FME file corresponding with this flash chip from numerous FME files, system works efficient is low.
Summary of the invention
The invention provides a kind of flash memory chip operation method, in-circuit emulator and flash memory chip operation system, solved when by the FME file, flash chip being operated, generate FME file operation process loaded down with trivial details, the inefficient problem of system works.
Embodiments of the invention provide a kind of flash memory chip operation method, comprising:
Host computer obtains configuration parameter and the universal program of this flash chip according to the type of flash chip;
Described host computer is revised described universal program according to described configuration parameter, obtains the executable program of described flash chip;
SOC (system on a chip) is carried out described executable program to described flash chip.
A progressive ground, described host computer is specially in-circuit emulator, and described host computer is revised described universal program according to described configuration parameter, before obtaining the step of executable program of described flash chip, also comprises:
Described SOC (system on a chip) is downloaded the universal program of described flash chip from described in-circuit emulator, revise obtaining described executable program for described in-circuit emulator.
Further, described host computer is specially debugger, and described host computer is revised described universal program according to described configuration parameter, after obtaining the step of executable program of described flash chip, also comprises:
Described debugger sends the executable program of described flash chip to in-circuit emulator;
Described in-circuit emulator sends the executable program of described flash chip to described SOC (system on a chip).
Further, described SOC (system on a chip) also comprises after described flash chip is carried out the step of described executable program:
If described SOC (system on a chip) makes a mistake when carrying out described executable program, this SOC (system on a chip) stops carrying out described executable program, enter debugging mode, and false alarm information is stored in debugging designated lane status register, comprise type of error in described false alarm information.
Further, described SOC (system on a chip) also comprises after described flash chip is carried out the step of described executable program:
The periodic state that detects described SOC (system on a chip) of described in-circuit emulator;
Be in debugging mode if described in-circuit emulator detects described SOC (system on a chip), read the false alarm information of storing in described debugging designated lane status register.
Embodiments of the invention also provide a kind of in-circuit emulator, comprising:
Data acquisition module is for obtain configuration parameter and the universal program of this flash chip according to the type of flash chip;
Program generating module for the configuration parameter that obtains according to described data acquisition module, is revised described universal program, obtains the executable program of described flash chip, and on feed, system carries out.
Further, described in-circuit emulator also comprises:
The program sending module is used for to the universal program of the described flash chip of described SOC (system on a chip) transmission, revises obtaining described executable program for described program generating module.
Detection module is used for the periodic state that detects described SOC (system on a chip), and when described SOC (system on a chip) is in debugging mode, reads the false alarm information of storing in the debugging designated lane status register of described SOC (system on a chip).
Embodiments of the invention also provide a kind of flash memory chip operation system, comprise in-circuit emulator and SOC (system on a chip);
Described in-circuit emulator, be used for obtaining according to the type of flash chip configuration parameter and the universal program of this flash chip, according to the configuration parameter that described data acquisition module obtains, revise described universal program, obtain the executable program of described flash chip, carry out for described SOC (system on a chip);
Described SOC (system on a chip), be used for carrying out described in-circuit emulator and revise the executable program that obtains, and when the described executable program of execution makes a mistake, stop carrying out described executable program, enter debugging mode, and false alarm information is stored in debugging designated lane status register, comprise type of error in described false alarm information.
Further, described in-circuit emulator also is used for the periodic state that detects described SOC (system on a chip), when described SOC (system on a chip) being detected and enter debugging mode, reads the false alarm information of storing in described debugging designated lane status register.
Embodiments of the invention provide a kind of flash memory chip operation method, in-circuit emulator and flash memory chip operation system, only need to revise universal program according to the configuration parameter of flash chip, can obtain the executable program of this flash chip, utilize this executable program to complete operations such as writing and wipe to described flash chip, do not need the program file for the independent generating run use of each flash chip, simplify operating process, improved system works efficient.
Description of drawings
Fig. 1 is the structural representation of the network system of embodiments of the invention use;
The process flow diagram of flash chip executable program is provided for a kind of flash memory chip operation method that uses embodiments of the invention to provide Fig. 2;
Fig. 3 is the structural representation of universal program in the embodiment of the present invention;
The process flow diagram that Fig. 4 operates flash chip for a kind of flash memory chip operation method that uses embodiments of the invention to provide;
Fig. 5 carries out the process flow diagram of Real-Time Monitoring for a kind of flash memory chip operation method that uses embodiments of the invention to provide to the process of operating flash memory chip;
The structural representation of a kind of in-circuit emulator that Fig. 6 provides for embodiments of the invention;
The structural representation of a kind of in-circuit emulator that Fig. 7 provides for another embodiment of the present invention;
The structural representation of a kind of flash memory chip operation system that Fig. 8 provides for embodiments of the invention.
Embodiment
When in order to solve, flash chip being operated operating process is loaded down with trivial details, the problem that system effectiveness is low, and embodiments of the invention provide a kind of flash memory chip operation method, below in conjunction with specific embodiment, the method are elaborated.
When using the FME file that flash chip is operated, need to generate special FME file for each flash chip, workload is large, the flash memory chip operation method that embodiments of the invention provide, realized that a plurality of flash chips share a universal program, when concrete flash chip is operated, only need some specific configuration parameters of change universal program, just can obtain the executable program of this flash chip.
Below in conjunction with accompanying drawing, embodiments of the invention one are described.
The network system that the paper embodiment of the present invention is used, this network system comprises as shown in Figure 1: debugger 101, in-circuit emulator 102 and SOC (system on a chip) 103, wherein, SOC (system on a chip) 103 is connected with at least one flash chip 104, and debugger 101 is integrated in PC; Store parameter configuration files in debugger 101, comprise the configuration parameter of at least one flash chip in this document, can safeguard this document, add the configuration parameter of new flash chip; Store a large amount of general files in in-circuit emulator 102, generally, the corresponding class flash chip (as the flash chip of same manufacturer production, its attribute is basic identical) of each general file.
When in order to solve, flash chip being operated operating process is loaded down with trivial details, and the problem that system effectiveness is low, the embodiment of the present invention provide a kind of flash memory chip operation method, uses flow process that the method operates flash chip as shown in Figure 2, comprising:
In this step, in-circuit emulator receives the parameter configuration files that debugger issues, and this parameter configuration files is stored.
The configuration parameter that includes the flash chip of at least one model in described parameter configuration files, described configuration parameter comprises: the address that the operational order word of flash chip and operational order word write, described operation comprise writing, wipe and reading of data.
In this step, in-circuit emulator receives the packet that debugger issues, carry the model of whole flash chips of current SOC (system on a chip) use in this packet, the base address of flash chip in SOC (system on a chip), the quantity of the flash chip that SOC (system on a chip) connects and the data width of each flash chip.
In the time need to operating a flash chip of SOC (system on a chip), in-circuit emulator is searched described parameter configuration files by the model of described flash chip, obtains configuration parameter corresponding to described flash chip; According to the model of described flash chip, search each universal program that is stored on described in-circuit emulator, obtain the universal program corresponding with described flash chip.
In the embodiment of the present invention, with the flash chip of the same manufacturer production flash chip as same type, because the flash chip production technology of same manufacturer production is similar, therefore the mutual difference of program of using when the flash chip of same type is operated is less, therefore be universal program of flash chip compiling of same type, get final product according to concrete flash chip configuration parameter adjustment programme.
In this step, in-circuit emulator sends described general line program to described SOC (system on a chip), and described SOC (system on a chip) is at random this universal program of storage area stores.
Universal program structure in the embodiment of the present invention comprises two parts as shown in Figure 3: data field 301 and program area 302.Described universal program is one section program of moving in the middle of the random memory block of SOC (system on a chip), and function is to realize the flash chip of same flash memory manufacturer is carried out the operation of data writing and obliterated data; The parameter of carrying out the action need of data writing and obliterated data in the middle of described universal program all is set to global variable, in the data field 301 of described universal program for these global variables have distributed the space, as operational order, command address, flash memory base address etc.Described program area 302 is comprised of two parts, and a part is completed processor initialization and the interrupt mask of SOC (system on a chip), and another part is completed data writing in the flash chip, data check after data write, three operations such as data in the erasing flash memory chip.
In this step, described in-circuit emulator revises according to the configuration parameter that obtains in step 203 data field that is stored in the described universal program in SOC (system on a chip), with the executable program that obtains mating with described flash chip.
In the present embodiment, also can store universal program in debugger, completed by debugger and obtain flash chip universal program and configuration parameter, and revise universal program and then obtain the work of executable program, then described debugger issues the executable program that obtains to described in-circuit emulator, then writes described executable program by in-circuit emulator to SOC (system on a chip).
So far, the process that generates executable program for described flash chip finishes, below, to using described executable program, the process that described flash chip operates is described, with the example that is operating as of data writing, this process comprises as shown in Figure 4:
When needs operate described flash chip, need to be by debugger to described in-circuit emulator transmitting order to lower levels, then control described SOC (system on a chip) by described in-circuit emulator and carry out concrete operations.
In this step, described service data bag comprises address, the length of data writing and content three parts of data writing that data write, and described in-circuit emulator stores the content of data writing.
If the execution erase operation, service data bag data block quantity three parts that can comprise the address of the data block of wiping, the data block size of wiping, need to wipe.
In this step, the executable program that obtains in the address that described in-circuit emulator writes according to the data of carrying in described service data bag and the length information modify steps 205 of data writing.
The method of the operating flash memory chip that the embodiment of the present invention provides, obtain executable program with the flash chip coupling by revising universal program, do not need to generate special program for each flash chip compiling, reduced the complexity of operation, in addition, the method for the operating flash memory chip that the embodiment of the present invention provides can also be carried out Real-Time Monitoring to the process of operating flash memory chip, still take to the process of flash chip data writing as example, observation process comprises as shown in Figure 5:
In the embodiment of the present invention, describe take described SOC (system on a chip) as the ARM9 system as example, the processor of described SOC (system on a chip) has the different conditions such as running status, dormant state and debugging mode.If SOC (system on a chip) in operation, is in dormant state without task; If the normal operation task of the processor of SOC (system on a chip) is in running status; If occur wrong during this processor operation task or moved current task and waited for next task, being in debugging mode.
Described SOC (system on a chip) comprises a debugging designated lane status register, store the current running status of described SOC (system on a chip) processor on this register, for normally operation and dissimilar mistake arrange respectively code, for example for normally having write a packet, code 0 is set, for the bad piece of writing fashionable discovery flash chip arranges code 1, exist mistake that code 2 is set for writing the data that fashionable discovery writes.The processor of described SOC (system on a chip) with the code storage of current running status on described debugging designated lane status register.
The processor of described SOC (system on a chip) is when normal operation, be in running status, when wrong (make a mistake or data exception occurs during verification as flash chip) occurring or having moved a task waiting for next task in the process of operation task, namely can use break-poing instruction to jump to debugging mode; If because make a mistake, false alarm information can be stored in debugging designated lane status register, comprise type of error in described false alarm information.
In this step, the periodic duty that detects described SOC (system on a chip) processor of described in-circuit emulator, if described processor is in debugging mode, need further to confirm the current running status of described processor, at this moment, described in-circuit emulator will go to read the value of the debugging designated lane status register of described SOC (system on a chip).
If the described SOC (system on a chip) of step 502 is in debugging mode, described in-circuit emulator reads the false alarm information of storing in described debugging designated lane status register;
In this step, if described SOC (system on a chip) is in debugging mode, for the reason of determining that SOC (system on a chip) enters debugging mode, described in-circuit emulator reads the value of the debugging designated lane status register of this SOC (system on a chip), to obtain false alarm information.
If the value of described debugging designated lane status register is 0, illustrate that the operation of data writing is completed, can carry out operation next time; If the value of described debugging designated lane is not 0, described in-circuit emulator is just determined type of error according to concrete false alarm information, and to the result of described debugger feedback operation, wait for that debugger re-issues operational order, the bad piece of for example skipping described flash chip continues to write, and perhaps re-issues the packet that writes.
Step 501 and step 502 are equally applicable to the process of data erase, and in the process of wiping, described in-circuit emulator also can periodically be inquired about the value of the debugging designated lane status register of described SOC (system on a chip), and determines type of error when making a mistake.
The flash memory chip operation method that the embodiment of the present invention provides, only need to revise universal program according to the configuration parameter of flash chip, can obtain the executable program of this flash chip, utilize this executable program to complete operations such as writing and wipe to described flash chip, do not need the program file that uses for the independent generating run of each flash chip and program file is downloaded to SOC (system on a chip), simplify operating process, improved system works efficient.And in the process to chip operation, detected in real time the duty of SOC (system on a chip) by in-circuit emulator, described flash chip is being operated when making a mistake, can find fast wrong and determine type of error, make the user can in time obtain the duty of current SOC (system on a chip) and make corresponding adjustment, system debug efficient is improved.
Embodiments of the invention also provide a kind of in-circuit emulator, and the structure of this in-circuit emulator comprises as shown in Figure 6:
Further, described in-circuit emulator also comprises as shown in Figure 7:
Embodiments of the invention also provide a kind of flash memory chip operation system, and the structure of this flash memory chip operation system comprises in-circuit emulator 801 and SOC (system on a chip) 802 as shown in Figure 8;
Described in-circuit emulator 801, be used for obtaining according to the type of flash chip configuration parameter and the universal program of this flash chip, according to the configuration parameter that described data acquisition module obtains, revise described universal program, obtain the executable program of described flash chip, carry out for described SOC (system on a chip) 802;
Described SOC (system on a chip) 802, be used for carrying out described in-circuit emulator 801 and revise the executable program that obtains, and when the described executable program of execution makes a mistake, stop carrying out described executable program, enter debugging mode, and false alarm information is stored in debugging designated lane status register, comprise type of error in described false alarm information.
Further, described in-circuit emulator 801 also is used for the periodic state that detects described SOC (system on a chip) 802, when described SOC (system on a chip) 802 being detected and enter debugging mode, reads the false alarm information of storing in described debugging designated lane status register.
Above-mentioned in-circuit emulator and flash memory chip operation system, can combine with a kind of flash memory chip operation method that embodiments of the invention provide, only need to revise universal program according to the configuration parameter of flash chip, can obtain the executable program of this flash chip, utilize this executable program to complete operations such as writing and wipe to described flash chip, do not need the program file that uses for the independent generating run of each flash chip and program file is downloaded to SOC (system on a chip), simplify operating process, improved system works efficient.And in the process to chip operation, detected in real time the duty of SOC (system on a chip) by in-circuit emulator, described flash chip is being operated when making a mistake, can find fast wrong and determine type of error, make the user can in time obtain the duty of current SOC (system on a chip) and make corresponding adjustment, system debug efficient is improved.
One of ordinary skill in the art will appreciate that and realize that all or part of step that above-described embodiment method is carried is to come the relevant hardware of instruction to complete by program, described program can be stored in a kind of computer-readable recording medium, this program comprises step of embodiment of the method one or a combination set of when carrying out.
In addition, each functional unit in each embodiment of the present invention can adopt the form of hardware to realize, also can adopt the form of software function module to realize.If described integrated module realizes with the form of software function module and during as independently production marketing or use, also can be stored in a computer read/write memory medium.
The above-mentioned storage medium of mentioning can be ROM (read-only memory), disk or CD etc.
The above; be only the specific embodiment of the present invention, but protection scope of the present invention is not limited to this, anyly is familiar with those skilled in the art in the technical scope that the present invention discloses; can expect easily changing or replacing, within all should being encompassed in protection scope of the present invention.Therefore, protection scope of the present invention should be as the criterion with the described protection domain of claim.
Claims (10)
1. a flash memory chip operation method, is characterized in that, comprising:
Host computer obtains configuration parameter and the universal program of this flash chip according to the type of flash chip;
Described host computer is revised described universal program according to described configuration parameter, obtains the executable program of described flash chip;
SOC (system on a chip) is carried out described executable program to described flash chip.
2. flash memory chip operation method according to claim 1, is characterized in that, described host computer is specially in-circuit emulator, described host computer is according to described configuration parameter, revise described universal program, before obtaining the step of executable program of described flash chip, also comprise:
Described SOC (system on a chip) is downloaded the universal program of described flash chip from described in-circuit emulator, revise obtaining described executable program for described in-circuit emulator.
3. flash memory chip operation method according to claim 1, is characterized in that, described host computer is specially debugger, described host computer is according to described configuration parameter, revise described universal program, after obtaining the step of executable program of described flash chip, also comprise:
Described debugger sends the executable program of described flash chip to in-circuit emulator;
Described in-circuit emulator sends the executable program of described flash chip to described SOC (system on a chip).
4. flash memory chip operation method according to claim 1, is characterized in that, described SOC (system on a chip) also comprises after described flash chip is carried out the step of described executable program:
If described SOC (system on a chip) makes a mistake when carrying out described executable program, this SOC (system on a chip) stops carrying out described executable program, enter debugging mode, and false alarm information is stored in debugging designated lane status register, comprise type of error in described false alarm information.
5. according to claim 1,2,3 or 4 described flash memory chip operation methods, it is characterized in that, described SOC (system on a chip) also comprises after described flash chip is carried out the step of described executable program:
The periodic state that detects described SOC (system on a chip) of in-circuit emulator;
Be in debugging mode if described in-circuit emulator detects described SOC (system on a chip), read the false alarm information of storing in debugging designated lane status register.
6. an in-circuit emulator, is characterized in that, comprising:
Data acquisition module is for obtain configuration parameter and the universal program of this flash chip according to the type of flash chip;
Program generating module for the configuration parameter that obtains according to described data acquisition module, is revised described universal program, obtains the executable program of described flash chip, and on feed, system carries out.
7. in-circuit emulator according to claim 6, is characterized in that, also comprises:
The program sending module is used for to the universal program of the described flash chip of described SOC (system on a chip) transmission, revises obtaining described executable program for described program generating module.
8. in-circuit emulator according to claim 6, is characterized in that, also comprises:
Detection module is used for the periodic state that detects described SOC (system on a chip), and when described SOC (system on a chip) is in debugging mode, reads the false alarm information of storing in the debugging designated lane status register of described SOC (system on a chip).
9. a flash memory chip operation system, is characterized in that, comprises in-circuit emulator and SOC (system on a chip);
Described in-circuit emulator for obtain configuration parameter and the universal program of this flash chip according to the type of flash chip, according to the configuration parameter that obtains, is revised described universal program, obtains the executable program of described flash chip, carries out for described SOC (system on a chip);
Described SOC (system on a chip), be used for carrying out described in-circuit emulator and revise the executable program that obtains, and when the described executable program of execution makes a mistake, stop carrying out described executable program, enter debugging mode, and false alarm information is stored in debugging designated lane status register, comprise type of error in described false alarm information.
10. flash memory chip operation system according to claim 9, is characterized in that,
Described in-circuit emulator also is used for the periodic state that detects described SOC (system on a chip), when described SOC (system on a chip) being detected and enter debugging mode, reads the false alarm information of storing in described debugging designated lane status register.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910090414 CN101625644B (en) | 2009-08-04 | 2009-08-04 | Flash memory chip operation method, in-circuit emulator and flash memory chip operation system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910090414 CN101625644B (en) | 2009-08-04 | 2009-08-04 | Flash memory chip operation method, in-circuit emulator and flash memory chip operation system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101625644A CN101625644A (en) | 2010-01-13 |
| CN101625644B true CN101625644B (en) | 2013-06-26 |
Family
ID=41521500
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200910090414 Active CN101625644B (en) | 2009-08-04 | 2009-08-04 | Flash memory chip operation method, in-circuit emulator and flash memory chip operation system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101625644B (en) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102681893B (en) * | 2011-03-09 | 2016-06-29 | 腾讯科技（深圳）有限公司 | The cross-platform implementation method of executable program and mobile terminal |
| CN102520976B (en) * | 2011-11-17 | 2015-04-01 | 四川九洲电器集团有限责任公司 | Solidifying method of DSP (digital signal processor) program |
| CN104252342B (en) * | 2013-06-27 | 2021-06-18 | 中兴通讯股份有限公司 | Embedded application implementation method and device capable of configuring parameters |
| CN108365996B (en) * | 2018-05-04 | 2021-03-30 | 西安电子科技大学 | FPGA + ARM architecture-based on-chip network simulation platform |
| CN109684795B (en) * | 2018-12-25 | 2023-01-24 | 成都卫士通信息产业股份有限公司 | Method and device for anti-debugging of application program and electronic equipment |
| CN111382508B (en) * | 2020-03-04 | 2024-04-26 | 西安理工大学 | Design method of physical visualization simulation platform of semiconductor device based on data model |
| CN115291958B (en) * | 2022-10-10 | 2022-12-27 | 广州市保伦电子有限公司 | Method and device for replacing main control chip and peripheral chip |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1996248A (en) * | 2006-12-26 | 2007-07-11 | 北京中星微电子有限公司 | User program guiding method and system |
-
2009
- 2009-08-04 CN CN 200910090414 patent/CN101625644B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1996248A (en) * | 2006-12-26 | 2007-07-11 | 北京中星微电子有限公司 | User program guiding method and system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101625644A (en) | 2010-01-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101625644B (en) | Flash memory chip operation method, in-circuit emulator and flash memory chip operation system | |
| CN101763279B (en) | BootLoader architectural design method | |
| US7522050B2 (en) | System and method of RFID device management | |
| CN101477471A (en) | Embedded system firmware on-line upgrading system | |
| CN105164640A (en) | Application compatibility checking in distributed computing environment | |
| CN105930186B (en) | The method for loading software of multi -CPU and software loading apparatus based on multi -CPU | |
| CN102306127B (en) | Novel method for identifying and initializing DDRIII (double-data-rate III) memory | |
| CN102646035A (en) | Visualized code generation method based on combination of API (application programming interface) and script definition | |
| CN103914315A (en) | Configuration method of drivers | |
| CN102567049A (en) | Upgrade method of embedded operating system | |
| US20210124571A1 (en) | Data storage device, operation method thereof, and firmware providing server therefor | |
| CN105068860A (en) | Linux coal cutter management host system based on ARM | |
| CN101477443A (en) | NAND control system and control method | |
| CN103207771A (en) | IP (Intelligent property) core of PLC (programmable logic controller) program performer | |
| CN103970665A (en) | FPGA (field programmable gate array) system for simulating SPI (serial peripheral interface) FLASH and debugging method | |
| CN102520961A (en) | Off-chip online programmable SOC (system on a chip) and control method for same | |
| CN101233495A (en) | Mechanism for providing program breakpoints in a microcontroller with flash program memory | |
| CN108182079B (en) | TMS320C6748 program loading method based on serial port | |
| CN102193860B (en) | Microcontroller online debugging circuit and method as well as microcontroller | |
| CN105335166A (en) | System of embedded device and remote upgrading method of embedded device | |
| CN104423984A (en) | Online upgrading method and online upgrading system | |
| KR20020030669A (en) | Computer system and a method of automatically setting an operating system thereof | |
| CN114546746A (en) | Chip debugging method and device, electronic equipment and storage medium | |
| CN108052337A (en) | A kind of firmware upgrade method and device of eMMC production tools | |
| JP2006293824A (en) | Semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |