CN101472184B - Ldpc前向纠错解码器及其降低功耗的方法 - Google Patents
Ldpc前向纠错解码器及其降低功耗的方法 Download PDFInfo
- Publication number
- CN101472184B CN101472184B CN 200710094669 CN200710094669A CN101472184B CN 101472184 B CN101472184 B CN 101472184B CN 200710094669 CN200710094669 CN 200710094669 CN 200710094669 A CN200710094669 A CN 200710094669A CN 101472184 B CN101472184 B CN 101472184B
- Authority
- CN
- China
- Prior art keywords
- ldpc
- clock
- bch
- module
- decoder
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Compression Or Coding Systems Of Tv Signals (AREA)
- Error Detection And Correction (AREA)
Abstract
Description
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 200710094669 CN101472184B (zh) | 2007-12-28 | 2007-12-28 | Ldpc前向纠错解码器及其降低功耗的方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 200710094669 CN101472184B (zh) | 2007-12-28 | 2007-12-28 | Ldpc前向纠错解码器及其降低功耗的方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101472184A CN101472184A (zh) | 2009-07-01 |
CN101472184B true CN101472184B (zh) | 2010-12-08 |
Family
ID=40829250
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 200710094669 Active CN101472184B (zh) | 2007-12-28 | 2007-12-28 | Ldpc前向纠错解码器及其降低功耗的方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101472184B (zh) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102201905B (zh) * | 2010-03-23 | 2014-06-25 | 卓胜微电子(上海)有限公司 | Dtmb系统中32qam及4qam-nr的ldpc数据块的同步方法 |
US9524207B2 (en) | 2014-09-02 | 2016-12-20 | Micron Technology, Inc. | Lee metric error correcting code |
US9654144B2 (en) | 2014-09-30 | 2017-05-16 | Micron Technology, Inc. | Progressive effort decoder architecture |
CN111198838B (zh) * | 2019-12-30 | 2020-10-20 | 中国人民解放军军事科学院国防科技创新研究院 | 一种双轨信号异步传输链路系统 |
-
2007
- 2007-12-28 CN CN 200710094669 patent/CN101472184B/zh active Active
Also Published As
Publication number | Publication date |
---|---|
CN101472184A (zh) | 2009-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101472184B (zh) | Ldpc前向纠错解码器及其降低功耗的方法 | |
CN101478369B (zh) | 一种crc校验的方法和系统 | |
US20020083298A1 (en) | Asynchronous pipeline control interface | |
Joeressen et al. | High-speed VLSI architectures for soft-output Viterbi decoding | |
CN203149557U (zh) | 基于fpga的容错异步串行收发器装置 | |
CN103577378B (zh) | 一种全双工异步串行通信方法 | |
CN104333435A (zh) | 迭代解映射译码装置 | |
CN103544111B (zh) | 一种基于实时性处理的混合基fft方法 | |
Sun et al. | FPGA Design and Implementation of a Convolutional Encoder and a Viterbi Decoder Based on 802.11 a for OFDM | |
CN105161137B (zh) | 一种MLC架构中Nand Flash控制器电路实现装置 | |
CN103853524A (zh) | 一种乘法器装置和实现乘法运算的方法 | |
CN109446126A (zh) | 基于emif总线的dsp与fpga高速通信系统及方法 | |
CN102832954B (zh) | 一种基于软信息平均最小值的Turbo码译码迭代停止方法 | |
CN102946293B (zh) | 一种基于ds编码的并行接收方法及其装置 | |
CN101644744B (zh) | 一种测试向量的调节对比方法 | |
CN102201817B (zh) | 基于存储器折叠架构优化的低功耗ldpc译码器 | |
CN110008157A (zh) | 一种串行解串器的硬件架构 | |
CN101814921A (zh) | 射频识别阅读器的数字基带系统的编码模块 | |
CN103607199A (zh) | 快速全数字逐次逼近寄存器延时锁定环 | |
CN104731666B (zh) | 一种抗单粒子翻转的自纠错集成电路及其纠错方法 | |
CN103260154B (zh) | 一种基于128-eia3的完整性保护增强方法 | |
Yueksel et al. | A 4.1 pJ/b 25.6 Gb/s 4-PAM reduced-state sliding-block Viterbi detector in 14 nm CMOS | |
CN100369403C (zh) | 无线通信系统迭代检测译码接收的并行实现方法 | |
CN102104387A (zh) | 译码器和译码方法 | |
CN102751994B (zh) | 一种基于两个有限群符号的短码长分组码译码器装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: MAXSCEND TECHNOLOGIES INC. Free format text: FORMER OWNER: MAXSCEND TECHNOLOGIES (SHANGHAI) INC. Effective date: 20130313 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 201203 PUDONG NEW AREA, SHANGHAI TO: 214072 WUXI, JIANGSU PROVINCE |
|
TR01 | Transfer of patent right |
Effective date of registration: 20130313 Address after: 214072 Jiangsu province Binhu District of Wuxi City Liyuan Development Zone 530 No. 1 building twelve room 1203 Patentee after: JIANGSU MAXSCEND TECHNOLOGY CO., LTD. Address before: 201203, room 3000, building 5, Zhangjiang port, Zhangjiang East Road, Pudong New Area,, Shanghai Patentee before: Maxscend Technologies Inc. |
|
CP01 | Change in the name or title of a patent holder | ||
CP01 | Change in the name or title of a patent holder |
Address after: 214072 Jiangsu province Binhu District of Wuxi City Liyuan Development Zone 530 No. 1 building twelve room 1203 Patentee after: Jiangsu Zhuo Sheng microelectronics Limited by Share Ltd Address before: 214072 Jiangsu province Binhu District of Wuxi City Liyuan Development Zone 530 No. 1 building twelve room 1203 Patentee before: JIANGSU MAXSCEND TECHNOLOGY CO., LTD. |