CN101471058B - Driving signal generation circuit and its signal generation method - Google Patents
Driving signal generation circuit and its signal generation method Download PDFInfo
- Publication number
- CN101471058B CN101471058B CN2007101601176A CN200710160117A CN101471058B CN 101471058 B CN101471058 B CN 101471058B CN 2007101601176 A CN2007101601176 A CN 2007101601176A CN 200710160117 A CN200710160117 A CN 200710160117A CN 101471058 B CN101471058 B CN 101471058B
- Authority
- CN
- China
- Prior art keywords
- switch
- coupled
- generation circuit
- signal generation
- pulse signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The invention provides a driving signal generating circuit and a signal generating method of the circuit, wherein a driving signal is output to drive pixels through the driving signal generating circuit which comprises a first, a second and a third switches and a capacitance, wherein the first switch is conducted during the enabling of a first pulse signal for coupling an input signal to a first node, the quasi-position of the first node controls the conducting state of the second which for coupling a second pulse signal to the output end of the driving signal generating circuit when in the high quasi-position, wherein the second pulse signal is mutually reverse with the first pulse signal, the third switch is conducted during the enabling of the first pulse signal for coupling the output end to a first voltage source. The first node is coupled to the earthing end through the capacitance.
Description
Technical field
The present invention relates to a kind of drive signal generation circuit and signal generating method thereof, particularly the sweep signal of display (scan signal) produces circuit and signal generating method thereof.
Background technology
Display comprises pel array (pixel array).The pixel of each row is corresponding to sweep signal (scan signal), and with the pixel shared data signal (data signal) of delegation.This sweep signal is used to drive pairing row pixel to receive data-signal.During broadcasting pictures (frame), need from top to bottom to drive in turn each row pixel to receive data-signal and the pairing color range of display data signal.If wish to play the image that a plurality of picture is formed, then need to drive in turn repeatedly each row pixel.
Fig. 1 is traditional drive signal generation device, promptly general known Thomson (Thomson) circuit.This device comprises nmos pass transistor 102～108, and electric capacity 110,112.IN, OUT, RES and COM represent input end, output terminal, reset signal and common electric potential respectively among the figure, and CLK1 and CLK2 represent two different pulse signals respectively.
Input end IN imports a pulse signal, and the two pulse wave of this input signal and pulse signal CLK1 is identical during enabling, and the two pulse wave of pulse signal CLK1 and CLK2 is different during enabling.At pulse signal CLK1 is that this device need utilize electric capacity 110 and 112 to keep the gate-source voltage of nmos pass transistor 104, and then makes nmos pass transistor 104 keep conducting state when noble potential and pulse signal CLK2 were electronegative potential.Thus, when pulse signal CLK2 changed noble potential into, the output terminal OUT of this circuit was also along with pulse signal CLK2 changes noble potential into.Use in the driving of pel array, the signal that this input end IN is received is the drive signal of previous column pixel, and the signal that output terminal OUT is exported will be used to drive current pixel column.
Because this drive signal generation device, must adopt two passive device electric capacity (110 and 112) to assist to operate, and generally capacity area is all bigger, and sort circuit have high output noise (Noise) problem, the related manufacturing cost that makes is difficult to reduction.
Summary of the invention
For this reason, the invention provides a kind of drive signal generation circuit and signal generating method thereof.A kind of drive signal generation circuit provided by the present invention comprises first, second and the 3rd switch and electric capacity.First switch has first end that is used for receiving inputted signal, second end of first node and the control end that is used to receive first pulse signal are used to be coupled.Conducting when first switch is high levle at first pulse signal.The control end that second switch has first end that is used to receive second pulse signal, second end of the Section Point that is used to be coupled and being used to is coupled first node.Conducting when second switch is high levle at the current potential of first node.Second pulse signal and first pulse signal are inverting each other.The 3rd switch have the Section Point that is used to be coupled first end, be used to be coupled to second end of first voltage source and the control end that is used to receive first pulse signal.Conducting when the 3rd switch is high levle at first pulse signal.First electric capacity is responsible for first node is coupled to earth terminal.In one embodiment of the invention, Section Point is coupled to the output terminal of drive signal generation circuit, and its signal is the drive signal that drive signal generation circuit produces.Another embodiment of the invention further comprises impact damper, is used to avoid the interior signal of the interior effect of signals of next stage drive signal generation circuit drive signal generation circuit at the corresponding levels.
In the signal generating method of a kind of drive signal generation circuit disclosed in this invention, drive signal generation circuit comprises first switch, second switch, the 3rd switch and first electric capacity.Signal generating method comprises: first pulse signal is coupled to first switch, and when first pulse signal enabled, conducting first switch was to be coupled to first node with input signal; With the conducting state of the control of Electric potentials second switch of first node, with at the current potential of first node when enabling accurate position, the conducting second switch is to be coupled to Section Point with second pulse signal, wherein second pulse signal and first pulse signal are anti-phase; Control the conducting state of the 3rd switch with first pulse signal,, Section Point is coupled to first voltage source with conducting the 3rd switch when first pulse signal enables; And first node is coupled to earth terminal with first electric capacity.
Description of drawings
For the present invention can be become apparent, cited below particularlyly go out a plurality of embodiment, and formula is elaborated in conjunction with the accompanying drawings.
Fig. 1 is known drive signal generation circuit;
Fig. 2 is a kind of embodiment according to drive signal generation circuit of the present invention;
Fig. 3 illustrates the relation according to the signal of input signal IN of the present invention and output terminal OUT;
Fig. 4 is the another kind of embodiment according to drive signal generation circuit of the present invention;
Fig. 5 is the another kind of embodiment according to drive signal generation circuit of the present invention;
Fig. 6 is the another kind of embodiment according to drive signal generation circuit of the present invention;
Fig. 7 is a kind of embodiment according to drive signal generation device of the present invention;
Fig. 8 is the another kind of embodiment according to drive signal generation device of the present invention; And
Fig. 9 is the another kind of embodiment according to drive signal generation device of the present invention.
Embodiment
Fig. 2 is a kind of embodiment of drive signal generation circuit of the present invention, below its structure of narration and its signal generating method.This drive signal generation circuit comprises the first switch M1, second switch M2 and the 3rd switch M3.When this drive signal generation circuit is applied to display, flat liquid crystal display for example, the signal that output terminal OUT is exported promptly drives the sweep signal of row pixel.The conducting state of the first switch M1 is controlled by the first pulse signal CK1.When the first pulse signal CK1 was high levle (enabled state), the conducting first switch M1 was delivered to first node t1 with input signal IN.The conducting state of second switch M2 is by the control of Electric potentials of first node t1.When the accurate position of first node t1 was high levle (enabling accurate position), conducting second switch M2 was delivered to output terminal OUT with the second pulse signal CK2; Wherein, the second pulse signal CK2 and the first pulse signal CK1 are inverting each other.The 3rd switch M3 is coupling between low-voltage source Vss and the output terminal OUT; And its conducting state is controlled by the first pulse signal CK1, and conducting when the first pulse signal CK1 is high levle is to be coupled to low-voltage source Vss with output terminal OUT.
Fig. 3 illustrates the relation of the signal (being denoted as OUT) of input signal IN and output terminal.Input signal IN only is high levle when time T 1, and all the other times all maintain low level (disable state).In time T 1, the first pulse signal CK1 is a high levle, and the conducting first switch M1 makes the input signal IN of high levle be delivered to first node t1, with conducting second switch M2.At this moment, the second pulse signal CK2 of low level will be delivered to output terminal OUT via the second switch M2 of conducting.In addition, the first pulse signal CK1 of high levle makes the signal OUT of output terminal reset to low level at also conducting the 3rd switch M3 of time T 1.In time T 2, the first pulse signal CK1 is a low level, the first not conducting of switch M1.Yet by the stray capacitance of second switch M2, the current potential of first node t1 still maintains high levle, makes second switch M2 continue conducting, and the second pulse signal CK2 of high levle is delivered to output terminal OUT.Observe Fig. 3, can find that output end signal OUT is the inhibit signal of input signal IN.
The mentioned switchgear of this embodiment can be realized with modes such as Thin Film Transistor (TFT) (TFT) or other semiconductor elements.Compare with conventional art, the embodiment of Fig. 2 has significantly reduced the quantity of transistor AND gate electric capacity, and then dwindles circuit area; In addition, the present invention can be only with the signal of the output terminal (OUT) of previous stage as input signal, do not need next stage that the influence of feedback signal induced signal is provided, and sensing element is to touch-control or apply the sensitivity of external force.
Yet, because the circuit of this embodiment is to be used to produce sweep signal to receive data to drive pixel, so the Thin Film Transistor (TFT) area that is adopted in the circuit is quite big usually.Large-area Thin Film Transistor (TFT) has bigger stray capacitance, such as Cgs, Cgd; Stray capacitance will produce the signal coupling, and the signal that causes output terminal OUT is along with above-mentioned pulse signal CK1 and CK2 skew.In order to improve above-mentioned signal coupling effect, the present invention further proposes a kind of embodiment, and its detailed circuit is plotted in Fig. 4.Compare with Fig. 2, this embodiment further comprises first capacitor C 1 and second capacitor C 2.First capacitor C 1 is coupling between first node t1 and ground terminal.Second capacitor C 2 is coupling in Section Point t2 therewith between the earth terminal, and wherein Section Point t2 is configured between second switch M2, the 3rd switch M3 and the output terminal OUT, and is coupled with second switch M2, the 3rd switch M3 and output terminal OUT.Right the present invention can only comprise first capacitor C 1 in some embodiments, does not comprise second capacitor C 2.
Fig. 5 is the another kind of embodiment of drive signal generation circuit of the present invention, and its function comprises that further the first switch M1 that avoids the next stage drive signal generation circuit is coupled to the first pulse signal CK1 that its control end received the output terminal OUT of current drive signal generation circuit; Below narrate its structure and its signal generating method.Compare with Fig. 4, Fig. 5 further comprises impact damper 502.The second and the 3rd switch M2 and the M3 of Fig. 5 are coupling in Section Point t2, and the impact damper 502 that is configured between Section Point and output terminal OUT is coupled to output terminal OUT.Impact damper 502 comprises the 4th switch M4 and the 5th switch M5.The be coupled control end of Section Point t2 of second end of the output terminal OUT that the 4th switch M4 has first end that is used to be coupled to high voltage source Vdd, be used for the couple drive signal generating circuit and being used to.Conducting when the 4th switch M4 is high levle at the current potential of Section Point t2.The 5th switch M5 have the output terminal OUT that is used to be coupled first end, be used to be coupled to second end of low-voltage source Vss and the control end that is used to receive the first pulse signal CK1.Conducting when the 5th switch M5 is high levle at the first pulse signal CK1.
Consult Fig. 5, the user can be with the signal of the Section Point t2 input signal IN as the next stage drive signal generation circuit, and the signal (OUT end) that will handle through impact damper 502 drives the sweep signal of the pairing pixel column of level drive signal generation circuit therewith as reality.In another embodiment, the user can also will pass through the input signal IN of the signal (OUT end) of impact damper 502 processing as the next stage drive signal generation circuit, and makes the signal of Section Point t2 be the actual sweep signal of grade pairing pixel column of drive signal generation circuit therewith that drives.
Fig. 6 is the another kind of embodiment of drive signal generation circuit of the present invention, and its function further comprises the driving force of guaranteeing the sweep signal that produced; Below narrate its structure and its signal generating method.Comprising the first, second, third and the 4th switch (M1～M4).The first switch M1 has first termination receipts input signal IN, second end coupling first node t1 and control end receives the first pulse signal CK1.Conducting when the first switch M1 is high levle (enabled state) at the first pulse signal CK1 changes with input signal IN with the signal that makes first node t1.Second switch M2 has first termination and receives the second pulse signal CK2, second end coupling Section Point t2 and control end coupling first node t1.Conducting when second switch M2 is high levle at the current potential of first node t1 changes with the second pulse signal CK2 with the signal that makes Section Point t2; Wherein, the second pulse signal CK2 and the first pulse signal CK1 are inverting each other.The 3rd switch M3 has first end and is coupled to high voltage source Vdd, second end be coupled the 3rd node t3 and control end coupling Section Point t2.Conducting when the 3rd switch M3 is high levle at the current potential of Section Point t2 is to determine that the signal boost of the 3rd node t3 is arrived high levle (the accurate position of Vdd).The 4th switch M4 has be coupled the 3rd node t3, second end coupling low-voltage source Vss and control end of first end and receives the first pulse signal CK1.Conducting when the 4th switch M4 is high levle at the first pulse signal CK1 is to determine that the signal of the 3rd node t3 is pulled down to low level (the accurate position of Vss).As shown in the figure, this embodiment with the signal of the 3rd node t3 as the drive signal that drives pairing pixel column.Output terminal OUT signal will determine to rise to Vdd via the 3rd switch M3 when high levle, its driving force will significantly promote.
In the embodiment of Fig. 6, between first capacitor C 1 is coupling between Section Point t2 and the earth terminal.Second capacitor C 2 be coupling in the 3rd node t3 therewith between the earth terminal between.
Similarly, mentioned switchgear can be realized with modes such as thin film field effect transistor (TFT) or other semiconductor elements in the various embodiments described above.
The present invention further proposes a kind of drive signal generation device based on above-mentioned driving letter generation circuit.As shown in Figure 7, comprising logical circuit 802 and a plurality of drive signal generation circuit SR1～SRN that are connected in series.Logical circuit 802 will receive commencing signal S and feedback signal 804, and output picture commencing signal 806.Picture commencing signal 806 is a high levle when any one is for high levle in commencing signal S or feedback signal 804.Logical circuit 802 can be or logic gate (OR gate).Drive signal generation circuit SR1～SRN can the 2nd, 4 or 6 figure etc. embodiment realize.Picture commencing signal 806 is the input signal IN of the drive signal generation circuit SR1 of the first order.Feedback signal 804 is the signal of output terminal OUT of the drive signal generation circuit SRN of afterbody.
When wishing the beginning playing video, system CPU military order commencing signal S is pulse.After logical circuit 802 was handled, picture commencing signal 806 was pulse type.Drive signal generation circuit SR1 postpones this pulse to produce the sweep signal G1 of the first row pixel.Sweep signal G1 imports next stage drive signal generation circuit SR2 then, and is postponed to produce the sweep signal G2 of secondary series pixel by drive signal generation circuit SR2.In like manner, the sweep signal GN-1 of N-1 row pixel will produce the sweep signal GN of N row pixel after input drive signal produces circuit SRN delay.Said scanning signals G1～GN will drive each row pixel in turn, with output picture (frame).The sweep signal GN of N row pixel will send back logical circuit 802 as feedback signal 804, making picture commencing signal 806 be pulse type once more, produce sweep signal G1～GN once more and drive pel array and show next picture to drive these drive signal generation circuits SR1～SRN.
The first pulse signal CK1 that its control end received is coupled to the output terminal OUT of current drive signal generation circuit for the first switch M1 that avoids the next stage drive signal generation circuit, Fig. 8 further after impact damper B1～BN handles, just imports the next stage circuit with sweep signal G1～GN that circuit at different levels produced.Fig. 9 is another kind of embodiment, wherein adopts impact damper B1～BN to distinguish these sweep signals G1～GN and the signal of importing the next stage circuit.Above-mentioned impact damper B1～BN can be realized by the impact damper 502 of Fig. 5.
Though disclose the present invention by a plurality of embodiment; yet this embodiment is used to limit scope of the present invention; any those skilled in the art; do not breaking away under the spirit and scope of the present invention situation; when can making multiple modification and interpolation, so protection scope of the present invention should be defined by the scope of appended claim.
Claims (13)
1. drive signal generation circuit comprises:
First switch, it has first end that is used for receiving inputted signal, be used to be coupled second end of first node and the control end that is used to receive first pulse signal, conducting when described first switch is high levle at described first pulse signal;
Second switch, the control end that it has first end that is used to receive second pulse signal, second end of the Section Point that is used to be coupled and being used to is coupled described first node, conducting when described second switch is high levle at the current potential of described first node, described second pulse signal and described first pulse signal are inverting each other;
The 3rd switch, its have the described Section Point that is used to be coupled first end, be used to be coupled to second end of first voltage source and the control end that is used to receive described first pulse signal, conducting when described the 3rd switch is high levle at described first pulse signal; And
First electric capacity, it is coupled to earth terminal with described first node.
2. drive signal generation circuit as claimed in claim 1, wherein said Section Point is coupled to the output terminal of described drive signal generation circuit.
3. drive signal generation circuit as claimed in claim 2 wherein further comprises second electric capacity, is used for described Section Point is coupled to described earth terminal.
4. drive signal generation circuit as claimed in claim 1 wherein further comprises impact damper, and described impact damper comprises:
The 4th switch, the be coupled control end of described Section Point of second end and being used to that it has first end that is used to be coupled to second voltage source, be used to be coupled to the output terminal of described drive signal generation circuit, conducting when described the 4th switch is high levle at the current potential of described Section Point; And
The 5th switch, its have the described output terminal that is used to be coupled first end, be used to be coupled to second end of described first voltage source and the control end that is used to receive described first pulse signal, conducting when described the 5th switch is high levle at described first pulse signal.
5. drive signal generation circuit as claimed in claim 4 wherein further comprises: second electric capacity is used for described Section Point is coupled to described earth terminal.
6. drive signal generation circuit as claimed in claim 4, the current potential of wherein said first voltage source is lower than the current potential of described second voltage source.
7. the signal generating method of a drive signal generation circuit, wherein said drive signal generation circuit comprises first switch, second switch, the 3rd switch and first electric capacity, described signal generating method comprises:
First pulse signal is coupled to described first switch, input signal is coupled to first node with described first switch of conducting when described first pulse signal enables;
Conducting state with the described second switch of control of Electric potentials of described first node, with at the current potential of the described first node described second switch of conducting when enabling accurate position, second pulse signal is coupled to Section Point, and wherein said second pulse signal and described first pulse signal are anti-phase;
Control the conducting state of described the 3rd switch with described first pulse signal,, be used for described Section Point is coupled to first voltage source with described the 3rd switch of conducting when described first pulse signal enables; And
With described first electric capacity described first node is coupled to earth terminal.
8. the signal generating method of drive signal generation circuit as claimed in claim 7 wherein further comprises: the output terminal that described Section Point is coupled to described drive signal generation circuit.
9. the signal generating method of drive signal generation circuit as claimed in claim 8 wherein further comprises: second electric capacity is provided, is used for described Section Point is coupled to described earth terminal.
10. the signal generating method of drive signal generation circuit as claimed in claim 7, wherein further comprise: the 4th switch is provided, the control end that described the 4th switch has first end that is used to be coupled to second voltage source, second end of the output terminal of the described drive signal generation circuit that is used to be coupled and being used to is coupled described Section Point, wherein, described the 4th switch is in the conducting when enabling accurate position of the current potential of described Section Point.
11. the signal generating method of drive signal generation circuit as claimed in claim 10, wherein further comprise: the 5th switch is provided, described the 5th switch has first end of the described output terminal that is used to be coupled, be used to be coupled to second end of described first voltage source and the control end that is used to receive described first pulse signal, conducting when described the 5th switch enables at described first pulse signal.
12. the signal generating method of drive signal generation circuit as claimed in claim 11 wherein further comprises: second electric capacity is provided, is used for described Section Point is coupled to described earth terminal.
13. the signal generating method of drive signal generation circuit as claimed in claim 11, the current potential of wherein said first voltage source is lower than the current potential of described second voltage source.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2007101601176A CN101471058B (en) | 2007-12-24 | 2007-12-24 | Driving signal generation circuit and its signal generation method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2007101601176A CN101471058B (en) | 2007-12-24 | 2007-12-24 | Driving signal generation circuit and its signal generation method |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201010254680 Division CN101894540B (en) | 2007-12-24 | 2007-12-24 | Driving signal generation circuit and signal generation method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101471058A CN101471058A (en) | 2009-07-01 |
| CN101471058B true CN101471058B (en) | 2010-12-22 |
Family
ID=40828477
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2007101601176A Expired - Fee Related CN101471058B (en) | 2007-12-24 | 2007-12-24 | Driving signal generation circuit and its signal generation method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101471058B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1822088A (en) * | 2005-02-16 | 2006-08-23 | 阿尔卑斯电气株式会社 | Shift register and liquid crystal driver circuit |
| CN101030361A (en) * | 2006-01-05 | 2007-09-05 | 三菱电机株式会社 | Shift register circuit and image display device having same |
-
2007
- 2007-12-24 CN CN2007101601176A patent/CN101471058B/en not_active Expired - Fee Related
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1822088A (en) * | 2005-02-16 | 2006-08-23 | 阿尔卑斯电气株式会社 | Shift register and liquid crystal driver circuit |
| CN101030361A (en) * | 2006-01-05 | 2007-09-05 | 三菱电机株式会社 | Shift register circuit and image display device having same |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101471058A (en) | 2009-07-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10803823B2 (en) | Shift register unit, gate driving circuit, and driving method | |
| CN108281124B (en) | Shifting register unit and driving method thereof, grid driving circuit and display device | |
| CN109979396B (en) | Grid driving circuit, touch display device and driving method | |
| CN107452312B (en) | Display device and gate driver circuit | |
| US11227549B2 (en) | Shift register unit, driving method thereof, gate driver and display device | |
| CN109935199B (en) | Shift register unit, grid driving circuit, display device and driving method | |
| CN108182905B (en) | Switching circuit, control unit, display device, gate driving circuit and method | |
| US10976866B2 (en) | Shift-register circuit, gate drive circuit, liquid crystal display and touch panel | |
| CN111971737B (en) | Shift register unit, grid driving circuit, display device and driving method | |
| CN106935168B (en) | Shift register and display device | |
| CN106652901B (en) | Drive circuit and display device using the same | |
| US11081031B2 (en) | Gate control unit, driving method thereof, gate driver on array and display apparatus | |
| CN110880304B (en) | Shift register unit, grid driving circuit, display device and driving method | |
| JP7208018B2 (en) | SHIFT REGISTER UNIT, GATE DRIVE CIRCUIT, DISPLAY DEVICE AND DRIVING METHOD | |
| US11244595B2 (en) | Shift register unit comprising input circuit, first control circuit, blanking control circuit, first output circuit, and second output circuit, driving method, gate driving circuit, and display device | |
| WO2019184323A1 (en) | Shift register unit, gate driving circuit, display device, and driving method | |
| US11094389B2 (en) | Shift register unit and driving method, gate driving circuit, and display device | |
| KR20180039196A (en) | Gate driving circuit and display device using the same | |
| US10937357B2 (en) | Gate driving circuit, display apparatus, and method of driving gate driving circuit | |
| US11688318B2 (en) | Shift register unit comprising input circuit, first control circuit, blanking control circuit, first output circuit, and second output circuit, driving method, gate driving circuit, and display device | |
| US11244593B2 (en) | Shift-register circuit, gate-driving circuit, and array substrate of a display panel | |
| CN101894540B (en) | Driving signal generation circuit and signal generation method thereof | |
| CN111937067B (en) | Shifting register unit, driving method, grid driving circuit and display device | |
| CN101471058B (en) | Driving signal generation circuit and its signal generation method | |
| CN110910852B (en) | Shifting register unit, grid driving circuit and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20101222 Termination date: 20151224 |
|
| EXPY | Termination of patent right or utility model |