CN101459761B - Image processing method and related device - Google Patents
Image processing method and related device Download PDFInfo
- Publication number
- CN101459761B CN101459761B CN200710199449.5A CN200710199449A CN101459761B CN 101459761 B CN101459761 B CN 101459761B CN 200710199449 A CN200710199449 A CN 200710199449A CN 101459761 B CN101459761 B CN 101459761B
- Authority
- CN
- China
- Prior art keywords
- block
- field
- picture frame
- image block
- image
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Compression Or Coding Systems Of Tv Signals (AREA)
Abstract
The invention provides a method for processing images, the method for processing images comprises the following steps: finishing the contrast operation of a block only through according to a plurality of image blocks in the horizontal direction without referring the image blocks in the vertical direction or the other directions or executing an image processing operation according to results of the contrast operation.
Description
Technical field
The present invention, about a kind of image procossing mechanism, especially a kind ofly can reduce circuit cost and reduce image processing method and the relevant apparatus thereof of computational complexity.
Background technology
The multiple image block in the two-dimentional preset range in a prior images considered by known image processor in time carrying out block contrast operation (block matching operation), find out the image block the most alike with a certain image block in current image and decide a motion-vector from the plurality of image block.But, in fact, need to calculate a large amount of pixels when performing this block contrast operation and its calculation procedure is quite complicated, line buffer (line buffer) in order to temporary pixel data then causes because needing temporary a large amount of pixel data to be needed to use more line buffer, and in general actual needs is about 10-20 line buffer in the case.Be therefore the integrated circuit cost of known image procossing mechanism can improve because using more line buffer, and also needed longer operation time before completing block contrast operation.
Summary of the invention
Therefore one of object of the present invention be that providing a kind of can reduce image processing method and the relevant apparatus thereof that integrated circuit cost also reduces computational complexity simultaneously, to solve the above problems.
According to embodiments of the invention, it discloses a kind of image processing method.This image processing method include only according to the image block in the adjacent picture frame/field in picture frame/field before position corresponding to the present image block of a current picture frame/field in the horizontal direction identical one and two, picture frame/field and not reference image block that is vertical or other directions carried out a block contrast operation; And in this current picture frame/field, perform an image processing operations according to a result of this block contrast operation; Wherein this image processing operations is a picture interpolation computing, and include according to the step that this result of this block contrast operation performs this picture interpolation computing: when this result block indicated between first group of image block and second group of image block contrast difference be all greater than a predetermined threshold time, directly repeat the corresponding image block treating interpolation position in this front picture frame/field; And when a minimum block contrast differences value is not more than this predetermined threshold in the contrast difference that this result indicates between this first group of image block and this second group of image block, according to the motion-vector corresponding to this minimum block contrast differences value, this is treated that interpolation position carries out picture interpolation computing.
According to embodiments of the invention, it separately discloses a kind of image processing apparatus.This image processing apparatus includes a counting circuit, be used for only according to the image block in the adjacent picture frame/field in picture frame/field before position corresponding to the present image block of a current picture frame/field in the horizontal direction identical one and two, picture frame/field and not reference image block that is vertical or other directions carried out a block contrast operation; And an image processing circuit, be coupled to this counting circuit, the result according to this block contrast operation performs an image processing operations in this current picture frame/field; Wherein this image processing operations system one picture interpolation computing; When this result block indicated between first group of image block and second group of image block contrast difference be all greater than a predetermined threshold time, this image processing circuit directly to repeat in this front picture frame/field the corresponding image block treating interpolation position; And when in the contrast difference that this result indicates between this first group of image block and this second group of image, a minimum block contrast differences value is not more than this predetermined threshold, to this, this image processing circuit can treat that interpolation position carries out picture interpolation computing according to the motion-vector corresponding to this minimum block contrast differences value.
According to embodiments of the invention, it separately discloses a kind of image processing method.This image processing method comprise only according to the image block in the adjacent picture frame/field in picture frame/field before position corresponding to the present image block of a current picture frame/field in the horizontal direction identical one and two, picture frame/field and do not carried out a block contrast operation with reference to image block that is vertical or other directions, to produce the block comparing result that correspondence one treats interpolation position; And in this current picture frame/field, carry out a picture interpolation computing according to this block comparing result; The step of wherein carrying out picture interpolation computing according to this block comparing result includes: when this block comparing result indicate according to this until interpolation position have multiple blocks that first group of image block of identical horizontal level and second group of image block calculate contrast difference be all greater than a predetermined critical time, directly repeat in this front picture frame/field should cover to be inserted one image block of putting; And when a minimum block contrast differences value is not more than this predetermined critical in the contrast difference that this block comparing result indicates between this first group of image block and this second group of image block, according to the motion-vector corresponding to this minimum block contrast differences value, this is treated that interpolation position carries out picture interpolation computing.
According to embodiments of the invention, it separately discloses a kind of image processing apparatus.This image processing apparatus includes a counting circuit, be used for only according to the image block in the adjacent picture frame/field in picture frame/field before position corresponding to the present image block of a current picture frame/field in the horizontal direction identical one and two, picture frame/field and do not carried out a block contrast operation with reference to image block that is vertical or other directions, to produce the block comparing result that correspondence one treats interpolation position; And an image processing circuit, be coupled to this counting circuit, in this current picture frame/field, carry out a picture interpolation computing according to this block comparing result; Wherein when this block comparing result indicate according to multiple blocks that first group of image block and second group of image block until interpolation position with identical horizontal level calculate contrast difference be all greater than a predetermined critical time, directly repeat in this front picture frame/field should cover to be inserted one image block of putting; And when this block comparing result indicate the plurality of block contrast difference in a minimum block contrast differences value be not more than this predetermined critical time, according to the motion-vector corresponding to this minimum block contrast differences value, this is treated that interpolation position carries out picture interpolation computing.
Accompanying drawing explanation
Fig. 1 is the schematic diagram of the image processing apparatus of one embodiment of the invention.
Fig. 2 to carry out the operation chart of block contrast for the counting circuit shown in Fig. 1 for two frames.
Fig. 3 to carry out the operation chart of block contrast for the counting circuit shown in Fig. 1 for Liang Tuchang (field).
Main element symbol description
| 100 | Image processing apparatus |
| 105 | Memory |
| 110 | Counting circuit |
| 115 | Image processing circuit |
Embodiment
Please refer to Fig. 1, Fig. 1 is the schematic diagram of the image processing apparatus 100 of one embodiment of the invention.Image processing apparatus 100 includes memory 105, counting circuit 110 and image processing circuit 115, and wherein counting circuit 110 also includes multiple line buffer (not being shown in Fig. 1).Memory 105 is used for storing the input data DATA received by outside
in(pixel data of multiple frame (frame) or figure field (field)), and counting circuit 110 is coupled to memory 105 also only according to input data DATA
inmultiple image block of middle horizontal direction and do not carried out a block contrast operation with reference to image block that is vertical or other directions, image processing circuit 115 is coupled to counting circuit 110 and result according to this block contrast operation performs an image processing operations (such as picture interpolation computing (interpolation)); Counting circuit 110 and image processing circuit 115 can form one mobile estimating/compensating circuit unit actually jointly.As mentioned above, because counting circuit 110 only completes this block contrast operation according to multiple image block of horizontal direction not with reference to image block that is vertical or other directions, so image processing apparatus 100 is compared with above-mentioned known image procossing mechanism, can avoid carrying out a large amount of Pixel calcualtings and reducing computational complexity, also can reduce line buffer number and integrated circuit cost is declined simultaneously.The reason that can so realize is, statistically the object of occurred level movement in image frame comes more than the object that vertical movement occurs, such as, when going out the image block in the frame/figure field of putting sometime in order to interpolation, carry out block contrast operation the most alike to find out motion-vector required when interpolation goes out this image block to which image block in the frame/figure field of which image block in the frame/figure field finding out previous time point and future time point, and to have sizable probability to be found out motion-vector be a horizontal vector, that is, corresponding to this image block to object now occurred level move.Therefore, the image block of the present embodiment only on reference levels direction carries out block contrast operation to save integrated circuit cost, avoids waste operation time simultaneously and reduces computational complexity; In fact, counting circuit 110 in the present embodiment only utilizes 2-3 line buffer can reach image block on reference levels direction to carry out the object of block contrast operation, reduces quite a lot of with the general required line buffer number of known image procossing mechanism comparing.
Utilize the example of picture interpolation computing to be in the present embodiment illustrated, certain the present invention is not as limit.Counting circuit 110 can be stored in the input data DATA of memory 105 when carrying out block contrast
inin required pixel data be temporary in the line buffer of its inside seriatim, and accumulative each opposite position institute calculate after pixel difference obtain a block and contrast difference (block matching difference).Please refer to Fig. 2, Fig. 2 is the counting circuit 110 shown in Fig. 1 carries out block contrast operation operation chart for two frames.As shown in Figure 2, now data DATA is inputted
inby a series of frame is formed, and in such cases to save the number of line buffer, then counting circuit 110 at least still needs to comprise two line buffers as far as possible, and the operation of counting circuit 110 in fig. 2 namely with two line buffers for example describes.
As mentioned above, counting circuit 110 includes line buffer L in this instance
1and L
2.For example, when counting circuit 110 is for for frame F
n-1image block B
n-1with frame F
nin image block B
nwhen calculating block contrast difference (the absolute difference summation (Sum of Absolute Differences, SAD) of such as pixel), due to line buffer L
1with L
2at the most can each simultaneously storage frame F
n-1with F
npixel data on middle corresponding same level position, such as, line buffer L
1can store and image block B simultaneously
n-1pixel data in multiple image block of same level position and line buffer L
2then can store and image block B simultaneously
npixel data in multiple image block of same level position (that is the multiple image block referenced by counting circuit 110 are in line buffer L
1and L
2middle generation), therefore, counting circuit 110 can computed image block B one by one
n-1with B
nthe pixel value difference of middle opposite position is also added up, and finally can calculate image block B
n-1with B
nblock contrast difference, note that image block B
n-1with B
nhorizontal level identical.So continue to carry out block contrast for the image block of same level position, a minimum block contrast differences value must be calculated, and namely the motion-vector corresponding to this minimum block contrast differences value contributes to determining two frame F
n-1with F
nwhen performing this picture interpolation computing, one treats the image block required for interpolation position, and wherein this treats interpolation position and image block B
n-1/ B
nsame level position.Certainly, also can by line buffer L
1with L
2being designed at the most can each simultaneously storage frame F
n-1with F
npixel data on middle corresponding same level scan line, in other words, if more save circuit cost, then can by line buffer L
1with L
2be designed to the pixel data only stored at the most in same scan line respectively, and because counting circuit 110 calculates block contrast difference by the mode of accumulated pixel difference, so the operation of counting circuit 110 can not be affected.In addition, the present invention does not limit above-mentioned image block B
n-1with B
ninterior number of pixels and its size, such as, image block B
n-1with B
nit can be the block (that is by 1 horizontal line and m bar vertical line intersect the image-region formed) with 1*m pixel, but not be only defined in there is n*m pixel as shown in Figure 2 image block (n and m be greater than 1 integer, it indicates the number of pixels in vertical direction and horizontal direction respectively); For the image block with 1*m pixel, still only need two line buffers can complete block contrast computing, now two line buffers can store in two frames the pixel data corresponded in same level scan line position at the most simultaneously, and in order to omit length, all the other operations then separately do not repeat.
Moreover, if multiple blocks contrast differences that the image block that the result of the block contrast operation of counting circuit 110 indicates foundation horizontal direction calculates all are greater than a predetermined threshold V
th, then image processing circuit 115 can directly repeat the image block treating interpolation position same position in a prior images (that is frame) with this when determining the above-mentioned image until interpolation position; Otherwise, be not more than predetermined threshold V when this result indicates a minimum block contrast differences value in the plurality of block contrast difference
thtime, to this, image processing circuit 115 can treat that interpolation position carries out picture interpolation according to the motion-vector corresponding to this minimum block contrast differences value, that is carry out picture interpolation with reference to the motion-vector during leading portion illustrates.If above-mentioned the plurality of block contrast difference is all greater than predetermined threshold V
ththen may represent and treat that the object of interpolation position is opened in image in a front/back should carry out moving but not moving with horizontal direction with vertical or other directions corresponding to this, carry out picture interpolation owing to directly utilizing this motion-vector in this situation and the image frame causing interpolation to go out is produced larger distortion, therefore, image processing circuit 115 select directly to repeat to treat with this in a prior images interpolation position same position image block and not with reference to this motion-vector.
In another example, if input data DATA
inbe made up of, then except line buffer L a series of figure place
1with L
2outside, counting circuit 110 also can include a line buffer L
3.Wherein line buffer L
1store the pixel data in one first image (for figure field data) on the first horizontal line position at the most, line buffer L simultaneously
2store the pixel data on a upper adjacent level line position of the first horizontal line position in one second image (being also figure field data) at the most simultaneously, and line buffer L
3then store the pixel data on next adjacent level line position of the first horizontal line position in this second image at the most simultaneously.Counting circuit 110 first can calculate line buffer L
2and L
3in pixel data produce at least one temporary transient pixel data, in the horizontal direction referenced by counting circuit 110, the plurality of image block then can be produced according to the pixel data on the first horizontal line position in this first image and this temporary transient pixel data.
For example, refer to Fig. 3, Fig. 3 is the counting circuit 110 shown in Fig. 1 carries out block contrast operation chart for Liang Tuchang.Illustrate with the line buffer that only can store the pixel data on same level scan line at the most simultaneously below, but, the restriction of this non-invention.Certainly, the line buffer that simultaneously can store the pixel data on the multiple scan line in same level position also can realize, and for avoiding length long, does not separately repeat at this.When counting circuit 110 is for figure field F
n-1' image block B
n-1' and figure field F
n' in image block B
n' calculate one block contrast difference time, line buffer L
1storage figure field F while of at the most
n-1' middle image block B
n-1' interior horizontal scanning line SL
1pixel data on position, and line buffer L
2with L
3storage figure field F while of at the most respectively
n' middle image block B
n' interior horizontal scanning line SL
1a upper adjacent horizontal scan lines SL of position
2pixel data on position and next adjacent horizontal scan lines SL
3pixel data on position.Due to figure field F
n-1' and F
n' belong to bigraph field and very scheme field, therefore, in the present embodiment in order to calculate this block contrast difference, counting circuit 110 can first to line buffer L
2and L
3in pixel data be averaged and produce at least one temporary transient pixel data, then counting circuit 110 is again according to this temporary transient pixel data and be stored in line buffer L
1in horizontal scanning line SL
1pixel data on position produces multiple pixel value difference, and this temporary transient pixel data is also produced by weighted average or other account forms certainly.Then in order to calculate other pixel value difference, line buffer L
2storage figure field F can be made into
n-1' middle image block B
n-1' interior horizontal scanning line SL
4pixel data on position, counting circuit is then according to horizontal scanning line SL
1pixel data on position and horizontal scanning line SL
4pixel data on position is averaged produced at least one temporary transient pixel data and be stored in line buffer L
3middle horizontal scanning line SL
3pixel data on position carrys out calculating pixel difference, and so alternately computing can calculate all pixel value differences.Similarly, by the mode of accumulated pixel difference, last counting circuit 110 also can be regarded as out image block B
n-1' and B
n' block contrast difference.In addition, the present invention does not limit image block B
n-1' and B
n' in number of pixels and size.Such as, image block B
n-1' and B
n' image-region that can be made up of 1 horizontal line and m bar vertical line, but not be only defined in the image-region be made up of n bar horizontal line and m bar vertical line as shown in Figure 3.For the image-region be made up of 1 horizontal line and m bar vertical line, still only need three line buffers can complete block contrast computing, all the other calculating processes are then similar to the calculating process in above-mentioned example, separately do not repeat in order to avoid specification is too tediously long at this.
In addition, above-mentionedly calculate for odd even figure field that a pixel value difference also can utilize different modes to realize, such as, as image block B
n-1' interior horizontal scanning line SL
1a pixel data P on position
1fall into image block B
n' interior horizontal scanning line SL
2, SL
3the upper two pixel data P corresponding to same vertical position
2with P
3between, its pixel value difference will be zero, this is because in the one strange one even two sequential chart fields formed, if a pixel value falls between two pixel values of corresponding position vertically, another figure field in this strange/bigraph field, above-mentioned pixel value difference then may represent that the image corresponding to this pixel value is static, so should be considered as zero; Otherwise, as pixel data P
1do not fall into pixel data P
2, P
3between and pixel data P
1, P
2pixel value difference be less than pixel data P
1, P
3pixel value difference, its pixel value difference is then pixel data P
1, P
2pixel value difference.
In addition, also input data DATA is stored in order by additionally increasing multiple memory
inin frame/figure field but not only use single memory 105.Its benefit is, when counting circuit 110 takies the frequency range of this memory in order to the pixel data stored in a certain memory is read to the line buffer of its inside, another memory can be used to because its frequency range is idle receive input data DATA
inframe/figure field, thus, receive input data DATA
inin the operation of frame/figure field and counting circuit 110 can not take same memory by the pixel data read in memory required for it simultaneously, therefore the service speed of image processing apparatus 100 can be accelerated.
The foregoing is only preferred embodiment of the present invention, all equivalences carried out according to the claims in the present invention change and amendment, all should belong to covering scope of the present invention.
Claims (11)
1. an image processing method, includes:
Only according to the image block in the adjacent picture frame/field in picture frame/field before position corresponding to the present image block of a current picture frame/field in the horizontal direction identical one and two, picture frame/field and not reference image block that is vertical or other directions carried out a block contrast operation; And
A result according to this block contrast operation performs an image processing operations in this current picture frame/field;
Wherein this image processing operations is a picture interpolation computing, and includes according to the step that this result of this block contrast operation performs this picture interpolation computing:
When this result block indicated between first group of image block and second group of image block contrast difference be all greater than a predetermined threshold time, directly to repeat in this front picture frame/field the corresponding image block treating interpolation position; And
When a minimum block contrast differences value is not more than this predetermined threshold in the contrast difference that this result indicates between this first group of image block and this second group of image block, according to the motion-vector corresponding to this minimum block contrast differences value, this is treated that interpolation position carries out picture interpolation computing.
2. an image processing apparatus, includes:
One counting circuit, be used for only according to the image block in the adjacent picture frame/field in picture frame/field before position corresponding to the present image block of a current picture frame/field in the horizontal direction identical one and two, picture frame/field and not reference image block that is vertical or other directions carried out a block contrast operation; And
One image processing circuit, is coupled to this counting circuit, and the result according to this block contrast operation performs an image processing operations in this current picture frame/field;
Wherein this image processing operations system one picture interpolation computing; When this result block indicated between first group of image block and second group of image block contrast difference be all greater than a predetermined threshold time, this image processing circuit directly to repeat in this front picture frame/field the corresponding image block treating interpolation position; And when in the contrast difference that this result indicates between this first group of image block and this second group of image, a minimum block contrast differences value is not more than this predetermined threshold, to this, this image processing circuit can treat that interpolation position carries out picture interpolation computing according to the motion-vector corresponding to this minimum block contrast differences value.
3. image processing apparatus as claimed in claim 2, it also includes:
One memory, is coupled to this counting circuit, is used for storing multiple incoming frame/figure field data.
4. image processing apparatus as claimed in claim 2, wherein this counting circuit includes a First Line buffer and one second line buffer, this first and second line buffer respectively stores this front picture frame/field and the pixel data on corresponding same level line position in this picture frame/field at the most simultaneously, wherein this front picture frame/field and this picture frame/field are frame data, and first group of image block and second group of image block produce in this First Line buffer and this second line buffer.
5. image processing apparatus as claimed in claim 2, wherein this counting circuit comprises:
One First Line buffer, is used for storing the pixel data on one first horizontal line position of this front picture frame/field at the most simultaneously;
One second line buffer, the pixel data be used on a upper adjacent level line position of this first horizontal line position simultaneously storing this picture frame/field at the most; And
One the 3rd line buffer, the pixel data be used on next the adjacent level line position of this first horizontal line position simultaneously storing this picture frame/field at the most;
Wherein this counting circuit first calculates pixel data in this second line buffer and the 3rd line buffer to produce at least one temporary transient pixel data, first group of image block and second group of image block produce according to the pixel data on this first horizontal line position of this front picture frame/field and this temporary transient pixel data, and this front picture frame/field and this picture frame/field are figure field data.
6. an image processing method, includes:
Only according to the image block in the adjacent picture frame/field in picture frame/field before position corresponding to the present image block of a current picture frame/field in the horizontal direction identical one and two, picture frame/field and do not carried out a block contrast operation with reference to image block that is vertical or other directions, to produce the block comparing result that correspondence one treats interpolation position; And
In this current picture frame/field, a picture interpolation computing is carried out according to this block comparing result;
The step of wherein carrying out picture interpolation computing according to this block comparing result includes:
When this block comparing result indicate according to this until interpolation position have multiple blocks that first group of image block of identical horizontal level and second group of image block calculate contrast difference be all greater than a predetermined critical time, directly repeat in this front picture frame/field should cover to be inserted one image block of putting; And
When a minimum block contrast differences value is not more than this predetermined critical in the contrast difference that this block comparing result indicates between this first group of image block and this second group of image block, according to the motion-vector corresponding to this minimum block contrast differences value, this is treated that interpolation position carries out picture interpolation computing.
7. image processing method as claimed in claim 6, wherein first group of image block in this block contrast operation's reference levels direction and second group of image block and not with reference to image block that is vertical or other directions.
8. an image processing apparatus, includes:
One counting circuit, be used for only according to the image block in the adjacent picture frame/field in picture frame/field before position corresponding to the present image block of a current picture frame/field in the horizontal direction identical one and two, picture frame/field and do not carried out a block contrast operation with reference to image block that is vertical or other directions, to produce the block comparing result that correspondence one treats interpolation position; And
One image processing circuit, is coupled to this counting circuit, carries out a picture interpolation computing according to this block comparing result in this current picture frame/field;
Wherein when this block comparing result indicate according to multiple blocks that first group of image block and second group of image block until interpolation position with identical horizontal level calculate contrast difference be all greater than a predetermined critical time, directly repeat in this front picture frame/field should cover to be inserted one image block of putting; And when this block comparing result indicate the plurality of block contrast difference in a minimum block contrast differences value be not more than this predetermined critical time, according to the motion-vector corresponding to this minimum block contrast differences value, this is treated that interpolation position carries out picture interpolation computing.
9. image processing apparatus as claimed in claim 8, wherein this counting circuit reference levels direction first group of image block and second group of image block and do not complete this block contrast operation with reference to image block that is vertical or other directions.
10. image processing apparatus as claimed in claim 9, wherein this counting circuit includes a First Line buffer and one second line buffer, this first and second line buffer respectively stores the pixel data in this first group of image block and this second group of image block on corresponding same level position at the most simultaneously, and wherein this this first group of image block is drawing frame data with this second group of image block.
11. image processing apparatus as claimed in claim 9, wherein this counting circuit comprises:
One First Line buffer, is used for storing the pixel data on one first horizontal level of this front picture frame/field at the most simultaneously;
One second line buffer, the pixel data be used on a upper adjacent level position of this first horizontal level simultaneously storing this picture frame/field at the most; And
One the 3rd line buffer, the pixel data be used on next the adjacent level position of this first horizontal level simultaneously storing this picture frame/field at the most;
Wherein this counting circuit first calculates pixel data in this second line buffer and the 3rd line buffer to produce at least one temporary transient pixel data, multiple image block produces according to the pixel data on this first horizontal line position of this front picture frame/field and this temporary transient pixel data, and this front picture frame/field and this picture frame/field are figure field data.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200710199449.5A CN101459761B (en) | 2007-12-13 | 2007-12-13 | Image processing method and related device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200710199449.5A CN101459761B (en) | 2007-12-13 | 2007-12-13 | Image processing method and related device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101459761A CN101459761A (en) | 2009-06-17 |
| CN101459761B true CN101459761B (en) | 2014-12-24 |
Family
ID=40770366
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200710199449.5A Active CN101459761B (en) | 2007-12-13 | 2007-12-13 | Image processing method and related device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101459761B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI422213B (en) * | 2009-07-29 | 2014-01-01 | Mstar Semiconductor Inc | Image detection apparatus and method thereof |
| CN104183207B (en) * | 2013-05-23 | 2017-04-26 | 晨星半导体股份有限公司 | Image display method and image display device |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1440200A (en) * | 2003-03-03 | 2003-09-03 | 清华大学 | Non-uniform multilayer hexaploid lattice full pixel kinematic search method |
-
2007
- 2007-12-13 CN CN200710199449.5A patent/CN101459761B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1440200A (en) * | 2003-03-03 | 2003-09-03 | 清华大学 | Non-uniform multilayer hexaploid lattice full pixel kinematic search method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101459761A (en) | 2009-06-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1074941B1 (en) | Motion vector detection apparatus | |
| US20090085846A1 (en) | Image processing device and method performing motion compensation using motion estimation | |
| KR100273629B1 (en) | Motion vector estimating appparatus with high speed and method of destmating motion vector | |
| EP1775963A1 (en) | Motion vector detecting device, and motion vector detecting method | |
| CN100563343C (en) | The method and apparatus that is used for estimation | |
| KR101578052B1 (en) | Motion estimation device and Moving image encoding device having the same | |
| JP5522174B2 (en) | Video encoding device | |
| EP2188979A2 (en) | Method and apparatus for motion estimation in video image data | |
| CN101120594B (en) | Global motion estimation | |
| CN110519603B (en) | Hardware circuit for real-time video zooming and zooming method thereof | |
| JP2011509617A (en) | Sparse geometry for super-resolution video processing | |
| US7961972B2 (en) | Method and apparatus for short range motion adaptive noise reduction | |
| CN108270945B (en) | Motion compensation denoising method and device | |
| CN101459761B (en) | Image processing method and related device | |
| US9277231B2 (en) | Picture coding apparatus, picture coding program, picture decoding apparatus, and picture decoding program | |
| EP1802127B1 (en) | Method for performing motion estimation | |
| US20060020929A1 (en) | Method and apparatus for block matching | |
| TWI389573B (en) | Image processing method and related apparatus for performing image processing operation only according to image blocks in horizontal direction | |
| KR101028161B1 (en) | Data compression-decompression apparatus and method for flat display panel memory and apparatus of histogram data precessing, lut data compression and frame rate enhancement using the same | |
| CN100594723C (en) | Image processor having frame speed conversion and its method | |
| US20030067986A1 (en) | Circuit and method for full search block matching | |
| CN201467378U (en) | Image processing device | |
| KR100688536B1 (en) | A device for removing the noise on the image and a method for removing the noise on the image | |
| US7885335B2 (en) | Variable shape motion estimation in video sequence | |
| CN111080550B (en) | Image processing method, image processing device, electronic equipment and computer readable storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20200414 Address after: No.1, Duhang 1st Road, Hsinchu City, Hsinchu Science Park, Taiwan, China Patentee after: MEDIATEK Inc. Address before: Hsinchu County, Taiwan, China Patentee before: MStar Semiconductor, Inc. |