CN101442048A - Grounding loop structure of radio frequency CMOS integration inductance - Google Patents

Grounding loop structure of radio frequency CMOS integration inductance Download PDF

Info

Publication number
CN101442048A
CN101442048A CNA2007100942775A CN200710094277A CN101442048A CN 101442048 A CN101442048 A CN 101442048A CN A2007100942775 A CNA2007100942775 A CN A2007100942775A CN 200710094277 A CN200710094277 A CN 200710094277A CN 101442048 A CN101442048 A CN 101442048A
Authority
CN
China
Prior art keywords
inductance
radio frequency
loop
ground loop
earthing ring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA2007100942775A
Other languages
Chinese (zh)
Other versions
CN101442048B (en
Inventor
蔡描
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Original Assignee
Shanghai Hua Hong NEC Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Hua Hong NEC Electronics Co Ltd filed Critical Shanghai Hua Hong NEC Electronics Co Ltd
Priority to CN2007100942775A priority Critical patent/CN101442048B/en
Publication of CN101442048A publication Critical patent/CN101442048A/en
Application granted granted Critical
Publication of CN101442048B publication Critical patent/CN101442048B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Semiconductor Integrated Circuits (AREA)

Abstract

The invention discloses an earthing ring structure in a radio frequency CMOS integrated inductor. The earthing ring consists of an active area and a first layer of metal, wherein the active area and the first layer of metal are disconnected so as to form a disconnected opening of the earthing ring. The earthing ring structure makes the periphery of the inductor not form a closed circuit through disconnecting the active area and the upper connected metal of the earthing ring so as to reduce consumption of energy of a magnetic field on the earthing ring, thereby avoiding substantial descending of Q value. The earthing ring structure ensures a certain Q value without increasing area of the inductor or extra manufacturing cost on the premise that anti-noise capability is improved.

Description

Grounding loop structure in the radio frequency CMOS integration inductance
Technical field
The present invention relates to a kind of structure of radio frequency inductive component models, relate in particular to the grounding loop structure in a kind of radio frequency CMOS integration inductance.
Background technology
Radio-frequency (RF) CMOS (complementary metal oxide semiconductors (CMOS)) integrated inductor is one of critical elements of radio-frequency (RF) CMOS integrated circuit, and its substrate is subject to noise jamming and influences the performance index of entire circuit.In the integrated inductor model, introduce the noise resisting ability that ground loop can effectively improve integrated inductor.
The ground loop that adopts in the radio-frequency (RF) component storehouse of using mostly is closed hoop greatly at present.According to Ampere's law, the magnetic field of integrated inductor can produce induced current on the ground loop of closure, cause energy some loss on ground loop, thereby reduced its inductance Q value (quality factor).Q=2 π * energy storage/energy dissipation.If increase the ground loop diameter, make it can reduce the influence of parasitic eddy currents, but can increase the area of inductance like this, thereby increased the chip area of radio frequency integrated circuit away from integrated inductor.
In some RF (radio frequency) technology library of in the industry cycle now having used, the way that disconnects the ground loop metal level is arranged, the ground loop ground floor metal (Metall) of integrated inductor disconnects, but its p type active layer (Diff) does not disconnect, and can form small parasitic eddy currents like this around inductance yet.Some design is placed on ground loop apart from 50 microns places of inductance metal in order to reduce the influence of closed ground loop to the Q value in addition, has so just increased the area of inductance.
Summary of the invention
The technical problem to be solved in the present invention provides the grounding loop structure in a kind of radio frequency CMOS integration inductance, be the substrate noise that brings when radio frequency inductive is worked in order to solve on the one hand, be to cause electromagnetic energy to dissipate on the other hand, thereby when reducing the substrate noise influence, guaranteed certain radio frequency integrated inductor Q value in order to reduce the bigger eddy current effect that conventional ground loop brings.
For solving the problems of the technologies described above, the invention provides the grounding loop structure in a kind of radio frequency CMOS integration inductance, this ground loop is made up of active area and ground floor metal, and described active area and ground floor metal disconnect, and form ground loop and disconnect mouth.
It is identical or opposite with the direction of inductance opening that described ground loop disconnects mouth.
Described ground loop both sides disconnect, and form two and disconnect mouth.Two of described ground loop disconnect a mouthful or level vertical with the inductance opening.
Compare with prior art, the present invention has following beneficial effect: by the structure of suitable design inductance ground loop, is radio frequency integrated inductor ground loop active area and upper strata metal designs discontinuous loop, substrate and the extraneous noise that brings had both been stopped, prevented the magnetic energy loss that the ground loop induced current causes again, guarantee certain inductance Q value, and need not to increase the area of radio frequency inductive, can not introduce extra processes cost.
Description of drawings
Fig. 1 is the vertical view of the grounding loop structure in the radio frequency CMOS integration inductance of the present invention;
Fig. 2 is the sectional view of the grounding loop structure in the radio frequency CMOS integration inductance of the present invention;
Fig. 3 is the reference domain of the grounding loop structure in the radio frequency CMOS integration inductance of the present invention, and wherein, it is opposite with the inductance opening that the ground loop of Fig. 3 (a) disconnects mouth; It is identical with the inductance opening that the ground loop of Fig. 3 (b) disconnects mouth; The ground loop both sides of Fig. 3 (c) disconnect.
Embodiment
The present invention is further detailed explanation below in conjunction with drawings and Examples.
As shown in Figure 1, the present invention proposes the grounding loop structure in a kind of New-type radio-frequency CMOS integrated inductor, promptly by disconnecting ground loop active area and upper strata line metal (Metall thereof, be the ground floor metal), make that can't form closed circuit reduces the loss of magnetic field energy on ground loop to inductance, avoids the Q value to descend significantly on every side.
As shown in Figure 3, grounding loop structure in a kind of radio frequency CMOS integration inductance of the present invention, its ground loop disconnects the direction of mouthful (being the disconnection mouth of ground loop active area and ground floor metal) and inductance opening can be identical or opposite, for example, it is opposite with the direction of inductance opening (see figure 1) that the ground loop of Fig. 3 (a) disconnects mouth, and it is identical with the direction of inductance opening (see figure 1) that the ground loop of Fig. 3 (b) disconnects mouth; And the present invention can disconnect the ground loop both sides, and two of ground loop disconnect mouthful can or level vertical with the inductance opening, and for example, shown in Fig. 3 (c), two of ground loop disconnect mouthful and inductance opening (see figure 1) level.
The realization process of the grounding loop structure in the radio frequency CMOS integration inductance of the present invention and conventional processing step compatibility can only be changed the structure of inductance ground loop mask, need not additionally to increase mask, and as shown in Figure 2, concrete processing step is as follows:
1. make the N trap;
2. carrying out N type (N+) on the N trap injects;
3. fabricating yard oxygen;
4. make contact hole (Contact);
5. deposit ground floor plain conductor;
6. making intermediate dielectric layer;
7. make the top-level metallic inductance.
The present invention is by disconnecting ground loop active area and upper strata line metal thereof, be radio frequency integrated inductor ground loop active area and upper strata metal designs discontinuous loop promptly, make inductance can't form closed circuit on every side, reducing the loss of magnetic field energy on ground loop, thereby avoid the Q value to descend significantly.The advantage of this ground loop is, under the prerequisite that improves anti-substrate noise ability, has guaranteed certain Q value, does not additionally increase the area of inductance again, can additionally not increase cost of manufacture.

Claims (4)

1, the grounding loop structure in a kind of radio frequency CMOS integration inductance, this ground loop is made up of active area and ground floor metal, it is characterized in that, and described active area and ground floor metal disconnect, and form ground loop and disconnect mouth.
2, the grounding loop structure in the radio frequency CMOS integration inductance according to claim 1 is characterized in that, it is identical or opposite with the direction of inductance opening that described ground loop disconnects mouth.
3, the grounding loop structure in the radio frequency CMOS integration inductance according to claim 1 is characterized in that, described ground loop both sides disconnect, and forms two and disconnects mouth.
4, the grounding loop structure in the radio frequency CMOS integration inductance according to claim 3 is characterized in that, two of described ground loop disconnect a mouthful or level vertical with the inductance opening.
CN2007100942775A 2007-11-23 2007-11-23 Grounding loop structure of radio frequency CMOS integration inductance Active CN101442048B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2007100942775A CN101442048B (en) 2007-11-23 2007-11-23 Grounding loop structure of radio frequency CMOS integration inductance

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2007100942775A CN101442048B (en) 2007-11-23 2007-11-23 Grounding loop structure of radio frequency CMOS integration inductance

Publications (2)

Publication Number Publication Date
CN101442048A true CN101442048A (en) 2009-05-27
CN101442048B CN101442048B (en) 2010-09-08

Family

ID=40726400

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2007100942775A Active CN101442048B (en) 2007-11-23 2007-11-23 Grounding loop structure of radio frequency CMOS integration inductance

Country Status (1)

Country Link
CN (1) CN101442048B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102194817A (en) * 2010-03-03 2011-09-21 中芯国际集成电路制造(上海)有限公司 Semiconductor device
CN102496620A (en) * 2011-12-30 2012-06-13 上海集成电路研发中心有限公司 Semiconductor chip with integration of voltage controlled oscillator and manufacture method thereof
CN102709699A (en) * 2011-07-06 2012-10-03 中国科学院合肥物质科学研究院 Leaky wave antenna based on left-right-hand composite transmission line
CN104064547A (en) * 2014-06-26 2014-09-24 珠海市杰理科技有限公司 Inductor substrate isolation structure of integrated circuit

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002198490A (en) * 2000-12-26 2002-07-12 Toshiba Corp Semiconductor device
DE60234775D1 (en) * 2001-08-09 2010-01-28 Nxp Bv PLANAR INDUCTIVE COMPONENT AND FLAT TRANSFORMER
US7075167B2 (en) * 2003-08-22 2006-07-11 Agere Systems Inc. Spiral inductor formed in a semiconductor substrate
CN1320647C (en) * 2003-11-28 2007-06-06 络达科技股份有限公司 Integrated circuit chip

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102194817A (en) * 2010-03-03 2011-09-21 中芯国际集成电路制造(上海)有限公司 Semiconductor device
CN102194817B (en) * 2010-03-03 2013-10-30 中芯国际集成电路制造(上海)有限公司 Semiconductor device
CN102709699A (en) * 2011-07-06 2012-10-03 中国科学院合肥物质科学研究院 Leaky wave antenna based on left-right-hand composite transmission line
CN102496620A (en) * 2011-12-30 2012-06-13 上海集成电路研发中心有限公司 Semiconductor chip with integration of voltage controlled oscillator and manufacture method thereof
CN102496620B (en) * 2011-12-30 2016-04-06 上海集成电路研发中心有限公司 The semiconductor chip of Integrated VCO and manufacture method thereof
CN104064547A (en) * 2014-06-26 2014-09-24 珠海市杰理科技有限公司 Inductor substrate isolation structure of integrated circuit
CN104064547B (en) * 2014-06-26 2017-02-15 珠海市杰理科技股份有限公司 Inductor substrate isolation structure of integrated circuit

Also Published As

Publication number Publication date
CN101442048B (en) 2010-09-08

Similar Documents

Publication Publication Date Title
US8530997B1 (en) Double seal ring
US10008318B2 (en) System and method for integrated inductor
TWI344658B (en) Inductor structure
US20140027880A1 (en) Integrated inductor for integrated circuit devices
CN101442048B (en) Grounding loop structure of radio frequency CMOS integration inductance
KR20140083577A (en) Common mode filter and method of manufacturing the same
US20140117496A1 (en) Semiconductor device having ground shield structure and fabrication method thereof
US10186481B2 (en) Semiconductor device including a passive component formed in a redistribution layer
CN107025996A (en) Isolating transformer topology
US20140361417A1 (en) Ground shield structure and semiconductor device
TWI489613B (en) Methods of forming magnetic vias to maximize inductance in integrated circuits and structures formed thereby
US7986210B2 (en) Inductor with a decreased surface area and an improved ability to conduct strong currents
US7262481B1 (en) Fill structures for use with a semiconductor integrated circuit inductor
US8198965B2 (en) Grounding of magnetic cores
Chen et al. A deep submicron CMOS process compatible suspending high-Q inductor
US20130027172A1 (en) Method for fabricating a carrier with a three dimensional inductor and structure thereof
CN203179874U (en) Wafer level high Q value silicon-based inductor structure
TWM620181U (en) Inductors structure
CN106449593B (en) Planar spiral inductor on a kind of silicon chip
WO2018149422A2 (en) Integrally formed inductive element and manufacturing method therefor
US20050151612A1 (en) Symmetrical inductor
CN203967076U (en) The inductance substrate isolation structure of integrated circuit
CN205566977U (en) Wire chamber body opening seam circuit composite construction
CN216597173U (en) Magnetic core structure for inhibiting magnetic leakage
CN209461238U (en) A kind of integrated molding die casting inductor structure of top coated conductor

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING

Free format text: FORMER OWNER: HUAHONG NEC ELECTRONICS CO LTD, SHANGHAI

Effective date: 20131219

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 201206 PUDONG NEW AREA, SHANGHAI TO: 201203 PUDONG NEW AREA, SHANGHAI

TR01 Transfer of patent right

Effective date of registration: 20131219

Address after: 201203 Shanghai city Zuchongzhi road Pudong New Area Zhangjiang hi tech Park No. 1399

Patentee after: Shanghai Huahong Grace Semiconductor Manufacturing Corporation

Address before: 201206, Shanghai, Pudong New Area, Sichuan Road, No. 1188 Bridge

Patentee before: Shanghai Huahong NEC Electronics Co., Ltd.