CN101417856A - Method for preparing phosphorosilicate glass - Google Patents
Method for preparing phosphorosilicate glass Download PDFInfo
- Publication number
- CN101417856A CN101417856A CNA2007100941842A CN200710094184A CN101417856A CN 101417856 A CN101417856 A CN 101417856A CN A2007100941842 A CNA2007100941842 A CN A2007100941842A CN 200710094184 A CN200710094184 A CN 200710094184A CN 101417856 A CN101417856 A CN 101417856A
- Authority
- CN
- China
- Prior art keywords
- deposit
- deposition
- sputter
- preparation
- processing condition
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Abstract
The invention discloses a preparation method of phoshosilicate glass, which is characterized in that silane is used as reaction gas, high-density plasma deposition technology is utilized for preparation, and continuous deposition is carried out by using technological conditions of various multi-step deposition sputtering ratios in the process of deposition. During the first-step deposition, the deposition is carried out by using the technological condition of deposition sputtering ratio between 5.7 and 6.7; and then deposition is carried out by using the technological condition of deposition sputtering ratio less than 5.5 in the deposition steps. The preparation method can obviously reduce the horizontal width and vertical height of patterns in phoshosilicate glass layers and is suitable for semiconductor device manufacture.
Description
Technical field
The present invention relates to the preparation method of phosphorosilicate glass in a kind of semiconducter device manufacturing.
Background technology
Phosphorosilicate glass (PSG) is a kind of phosphorated silicon-dioxide.CVD prepared SiO can used
2Mix PH in the reaction
3Reactant gases disposes, wherein PH
3Generate P with the oxygen reaction
2O
5, and be included in SiO
2Deposit film the inside, so phosphorosilicate glass is by P
2O
5And SiO
2Mixture form jointly.Phosphorus content in the PSG can be by PH
3Flow control adjusted.PSG depositing technics commonly used now is high-density plasma chemical vapor deposition technology (HDP CVD).Because it is lower that the PSG material has a deposition temperature, and the surface of relatively flat and clearance filling capability preferably, now usually as first inter-level dielectric.At SiO
2The middle P that adds
2O
5Can reduce membrane stress, and then improve the integrity of film.Phosphorus doping also can increase the water absorption resistance of glass, and the effective non diffusible ion impurity of PSG layer in addition is so phosphorosilicate glass is used to do passivation layer usually.
In general the application, the phosphorus doping density in the phosphorosilicate glass is 4-5% (weight percent).But it is very little and when not having etching barrier layer (etch stop layer) when the critical size (CD) of device, phosphorus doping density in the PSG layer is increased to about 9%, and cooperating corresponding self-aligned contact hole etching, the problem of etching stopping (being the detecting etching terminating point) can be controlled effectively.
But, carrying out in the phosphorosilicate glass preparation process with high density plasma technology, when phosphorus concentration reaches 9%, because the distinctive secondary sputter of high density plasma deposition (HDP CVD) technology, in the phosphorosilicate glass layer that covers step, form the phenomenon (flowerpattern of so-called pattern design, see Fig. 1, the step that wherein is capped is positioned at the centre of flower shape), the etching performance of phosphorosilicate glass that wherein is positioned at the etching performance of phosphorosilicate glass of " flower " and its outside is different.If, be unfavorable for the carrying out of accurate etching technology so in the phosphorosilicate glass layer of preparation " pattern design is excessive ",, then can cause the phenomenon of etching stopping because of two different etching performances in zone as the position that this pattern expands the etching contact hole to.
Summary of the invention
The technical problem to be solved in the present invention provides a kind of preparation method of phosphorosilicate glass, and it can make the pattern design in the phosphorosilicate glass layer of preparing obviously diminish less.
For solving the problems of the technologies described above, the preparation method of phosphorosilicate glass of the present invention, adopt silane as reactant gases, the employing high density plasma deposition process is prepared, in deposition process, adopted the processing condition of the different deposit sputter of multistep ratio to carry out consecutive deposition, wherein the first step deposit is with deposit sputter bigger processing condition, adopt the smaller processing condition of deposit sputter in the follow-up depositing step, and in adjacent two depositing steps the difference of used deposit sputter ratio in 1~2.5 numerical range.
When adopting multistep successive deposit sputter than different high density plasma deposition process deposit phosphorosilicate glasses, promptly use the deposit sputter than higher technology deposit segment thickness earlier, be deposited to the thickness of requirement again with the lower processing condition of deposit sputter, then can take into account (flower pattern) size and the height problem of pattern design in the phosphorosilicate glass layer simultaneously.In above-mentioned preparation process, the adjustment of deposit sputter ratio mainly is by reactant gas silane (SiH
4) total amount control, power and pressure can not change easily.In the first step deposit, the flow that increases silane can obviously improve deposit sputter ratio, promptly significantly increases illuviation, reducing the sputter effect relatively, in other depositing step, mainly is to reduce deposit sputter ratio by the flow that reduces silane, promptly reduce illuviation, increase the sputter effect relatively.Scanning electron microscopy (SEM) photo result shows that the present invention can significantly reduce the lateral dimension of pattern design and significantly reduce pattern design height longitudinally.
Description of drawings
The present invention is further detailed explanation below in conjunction with accompanying drawing and embodiment:
The pattern design synoptic diagram of Fig. 1 for forming in the phosphorosilicate glass deposit;
Fig. 2 is for adopting the phosphorosilicate glass layer synoptic diagram of method preparation of the present invention.
Embodiment
In carrying out the phosphorosilicate glass preparation, want the formed step of cover gate usually.In high density plasma technology, there are two kinds of phenomenons of deposit and sputter, can regulate the relative ratio (being called for short deposit sputter ratio) of deposit in the process and sputter by regulating processing condition.The present invention is divided into multistep with the deposit of phosphorosilicate glass in the high density plasma technology and carries out continuously, in the first step deposit, carry out with the processing condition that the deposit sputter is bigger, deposit sputter ratio can be controlled between 5.7~6.7, and the adjustment of deposit sputter ratio can be passed through reactant gas silane (SiH
4) total amount control, power and pressure in the general deposit can not change easily.Increase SiH
4Flow can obviously improve deposit sputter ratio, promptly significantly increase illuviation, reduce the sputter effect relatively.1/2~2/3 height of the grid step that need to cover is filled in the first step deposit approximately.The result shows the lateral dimension that can significantly reduce pattern design (flower pattern) like this.In follow-up depositing step, the deposit sputter is than being controlled at less than under 5.5 the processing condition.Can be by reducing SiH
4Flow reduces deposit sputter ratio, promptly reduces illuviation, increases the sputter effect relatively.
The thickness of the number of times of remaining depositing step and each deposit is determined on a case-by-case basis, and finishes up to thickness deposit on request.The difference of the deposit sputter ratio between every adjacent twice depositing step should preferably be controlled at about 1 in 1~2.5 scope.In the processing condition of adjacent twice depositing step, the difference of deposit sputter ratio surpasses at 2.5 o'clock, has observed obvious score layer phenomenon.This several steps can significantly reduce pattern design height longitudinally.Mainly require to determine since the thickness of second other step that goes on foot according to general thickness.
Fig. 2 is for adopting the phosphorosilicate glass layer of the inventive method preparation, the transverse width of pattern design wherein and vertically highly obviously reducing.In above-mentioned all depositing steps, phosphorus concentration will be adjusted to respectively within the scope of requirement (about 9%), and the concentration difference surpasses 0.2%.The adjustment of phosphorus concentration mainly is by the phosphine gas (PH in the reactant gases
3) the flow adjustment realize.
Claims (3)
1, a kind of preparation method of phosphorosilicate glass, with silane as reactant gases, the employing high density plasma deposition process is prepared, it is characterized in that: in deposition process, adopted the processing condition of the different deposit sputter of multistep ratio to carry out consecutive deposition, wherein the first step deposit is with deposit sputter bigger processing condition, adopt the smaller processing condition of deposit sputter in the follow-up depositing step, and in adjacent two depositing steps the difference of used deposit sputter ratio in 1~2.5 numerical range.
2, preparation method as claimed in claim 1 is characterized in that: described the first step deposit, carry out deposit with the deposit sputter than the processing condition between 5.7~6.7; In the described follow-up depositing step, adopt the deposit sputter than carrying out deposit less than 5.5 processing condition.
3, preparation method as claimed in claim 1 or 2 is characterized in that: described different deposit sputter is than being realized by the flow of regulating silane in the deposition process.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNA2007100941842A CN101417856A (en) | 2007-10-26 | 2007-10-26 | Method for preparing phosphorosilicate glass |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNA2007100941842A CN101417856A (en) | 2007-10-26 | 2007-10-26 | Method for preparing phosphorosilicate glass |
Publications (1)
Publication Number | Publication Date |
---|---|
CN101417856A true CN101417856A (en) | 2009-04-29 |
Family
ID=40628883
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNA2007100941842A Pending CN101417856A (en) | 2007-10-26 | 2007-10-26 | Method for preparing phosphorosilicate glass |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101417856A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102082091B (en) * | 2009-11-30 | 2012-07-11 | 上海华虹Nec电子有限公司 | Method for improving appearance of phosphosilicate glass by virtue of high-density plasma chemical vapor deposition (HDP CVD) |
CN102701569A (en) * | 2012-01-12 | 2012-10-03 | 上海华力微电子有限公司 | Method for improving phosphorosilicate glass morphology of high-density plasma chemical vapor deposition |
CN103545227A (en) * | 2012-07-10 | 2014-01-29 | 无锡华润上华科技有限公司 | Method for monitoring phosphorus concentration of phosphorus silicon glass layers in semiconductor devices |
CN104409443A (en) * | 2014-11-25 | 2015-03-11 | 上海华虹宏力半导体制造有限公司 | Highly-doped phospho-silicate glass unit with protective film layer |
CN112151450A (en) * | 2019-06-26 | 2020-12-29 | 联华电子股份有限公司 | Semiconductor structure and forming method thereof |
-
2007
- 2007-10-26 CN CNA2007100941842A patent/CN101417856A/en active Pending
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102082091B (en) * | 2009-11-30 | 2012-07-11 | 上海华虹Nec电子有限公司 | Method for improving appearance of phosphosilicate glass by virtue of high-density plasma chemical vapor deposition (HDP CVD) |
CN102701569A (en) * | 2012-01-12 | 2012-10-03 | 上海华力微电子有限公司 | Method for improving phosphorosilicate glass morphology of high-density plasma chemical vapor deposition |
CN102701569B (en) * | 2012-01-12 | 2015-01-07 | 上海华力微电子有限公司 | Method for improving phosphorosilicate glass morphology of high-density plasma chemical vapor deposition |
CN103545227A (en) * | 2012-07-10 | 2014-01-29 | 无锡华润上华科技有限公司 | Method for monitoring phosphorus concentration of phosphorus silicon glass layers in semiconductor devices |
CN103545227B (en) * | 2012-07-10 | 2016-08-17 | 无锡华润上华科技有限公司 | The method of the phosphorus concentration of phosphorosilicate glass layer in monitoring semiconductor device |
CN104409443A (en) * | 2014-11-25 | 2015-03-11 | 上海华虹宏力半导体制造有限公司 | Highly-doped phospho-silicate glass unit with protective film layer |
CN112151450A (en) * | 2019-06-26 | 2020-12-29 | 联华电子股份有限公司 | Semiconductor structure and forming method thereof |
EP3758045A1 (en) * | 2019-06-26 | 2020-12-30 | United Microelectronics Corp. | Semiconductor structure and method for forming the same |
US11094531B2 (en) | 2019-06-26 | 2021-08-17 | United Microelectronics Corp. | Semiconductor structure and method for forming the same |
US11658023B2 (en) | 2019-06-26 | 2023-05-23 | United Microelectronics Corp. | Method for forming semiconductor structure |
CN112151450B (en) * | 2019-06-26 | 2023-08-08 | 联华电子股份有限公司 | Semiconductor structure and forming method thereof |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6930058B2 (en) | Method of depositing a silicon dioxide comprising layer doped with at least one of P, B and Ge | |
CN101417856A (en) | Method for preparing phosphorosilicate glass | |
Levin et al. | The step coverage of undoped and phosphorus‐doped SiO2 glass films | |
CN101307488B (en) | Polycrystalline silicon thin film preparation method | |
WO2003044839A3 (en) | Formation of high-mobility silicon-germanium structures by low-energy plasma enhanced chemical vapor deposition | |
JP2008047785A (en) | Manufacturing method of semiconductor device | |
US20180247820A1 (en) | Controlling the Reflow Behaviour of BPSG Films and Devices Made Thereof | |
US7320945B2 (en) | Gradient low k material | |
CN102592992A (en) | Preparation method for highly-doped phosphorosilicate glass film | |
US20070128885A1 (en) | Method for fabricating a semiconductor device | |
CN101122014A (en) | Method for forming medium film with gradual changed components | |
CN100499065C (en) | Filling method for metal front insulation layer | |
CN103474335B (en) | The preparation method of small wire wide slot formula power MOS transistor | |
CN105355595A (en) | Formation method of semiconductor device | |
US6500719B1 (en) | Method of manufacturing a MOSFET of an elevated source/drain structure with SEG in facet | |
CN101295730B (en) | Semiconductor device and its grid production method | |
CN100517578C (en) | Semiconductor device grids preparation method | |
KR100518509B1 (en) | Cvd apparatus for deposition of silicon layer | |
JP2002118179A (en) | Method of forming hemispherical grain silicon film | |
CN101452905A (en) | Self-alignment contact hole interlayer film, manufacturing method, and contact hole etching method | |
JP4695158B2 (en) | Manufacturing method of semiconductor device | |
CN100517636C (en) | Shallow plough groove isolation structure forming method | |
CN103178049A (en) | Self-aligned contact hole insulating layer structure and preparation method | |
CN102683271A (en) | Method for depositing pre metal dielectric (PMD) film | |
KR100950551B1 (en) | Semiconductor device prevented gate leaning and method for fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
WD01 | Invention patent application deemed withdrawn after publication |
Open date: 20090429 |