CN101404569B - Apparatus and method for frequency expansion of reference clock signal - Google Patents
Apparatus and method for frequency expansion of reference clock signal Download PDFInfo
- Publication number
- CN101404569B CN101404569B CN2007101780424A CN200710178042A CN101404569B CN 101404569 B CN101404569 B CN 101404569B CN 2007101780424 A CN2007101780424 A CN 2007101780424A CN 200710178042 A CN200710178042 A CN 200710178042A CN 101404569 B CN101404569 B CN 101404569B
- Authority
- CN
- China
- Prior art keywords
- clock signal
- floating
- frequently
- frequency
- reference clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
The invention provides a device for spreading spectrum of a reference clock signal and a method thereof, wherein, the device comprises a divider which is used for receiving an M value and an N value, generating a first floating point decimal according to the M value and the N value, and sending the first floating point decimal to a spread spectrum control generator; the spread spectrum control generator which is used for receiving the first floating point decimal from the divider and the reference clock signal from an analog circuit, generating a second floating point decimal for spreading the spectrum according to the first floating point decimal, the reference clock signal and modulation frequency, and sending the second floating point decimal to a delta sigma modulator; the delta sigma modulator which is used for generating a first integer distribution according to the second floating point decimal and sending the first integer distribution to the analog circuit; and the analog circuit which is used for sending the external reference clock signal to the spread spectrum control generator, generating a first frequency division clock signal according to the first integer distribution, and comparing and adjusting phases of the first frequency division clock signal, and spreading the spectrum of the reference clock signal.
Description
Technical field
The present invention relates to electronic device field, relate in particular to a kind of apparatus and method that are used for reference clock signal is opened up frequency.
Background technology
When an electronic system is worked under certain single-frequency, since very high at the energy of this frequency, therefore will be created in the very strong electromagnetic pulse interference (Electromagnetic Interference is called for short EMI) under this frequency.This electromagnetic interference can be to other electronic equipments, or human body exerts an influence.To electronic product, especially to electronic equipment for consumption, all there is very strict EMI to quantize regulation, at present to reduce EMI.At present for the basic skills that reduces EMI be by clock or signal exhibition frequently (spreading spectrum) to reduce the energy of characteristic frequency.
The method of spread spectrum clock is by control phase-locked loop (Phase Lock Loop when utilizing floating-point N phase-locked loop (fractional N PLL) to produce recovered clock at present, abbreviation PLL) electric capacity or the resistance value of low pass filter in, influence voltage controlled oscillator (VoltageControl Oscillator thus, abbreviation VCO) output clock phase reaches exhibition purpose frequently.As shown in Figure 1, be the instantiation of this method.
This method need design the tunable capacitor and the adjustable resistance of more complicated in board design, and because the factor of technology and design is difficult to accomplish accurate.On the other hand, accomplish to open up change frequency and amplitude frequently and all can change, cost can be bigger.The 3rd, be in the filter of phase-locked loop, to realize owing to produce exhibition frequency function, so the high-frequency noise that needs extra circuit to come filtering to introduce owing to frequency modulation(FM).
As shown in Figure 2, be the instantiation of another kind method commonly used.This method is at first handled the input signal phase place, and the clock signal that generates leggy by the multiphase clock generator is sent into phase option circuit.The spread spectrum control circuit is controlled the frequency of spread spectrum and the amplitude of frequency, and by accumulator phase place is selected to control, by selecting suitable phase place output spread spectrum signal.
The shortcoming of this method mainly comprises following 2 points:
The first, exhibition precision frequently is low.The precision of Zhan Pin depends on the phase place number that the multiphase clock generator can produce and the precision of phase intervals.Generally speaking number of phases be 2 index doubly, mean every increase by 1 bit (bit) control, phase place produces and the phase place selection all will increase a large amount of hardware spendings.These characteristics make the number that produces phase place receive restriction, thereby have limited exhibition precision frequently.The precision of Zhan Pin is low to be unfavorable for increasing the noise of spread spectrum clock simultaneously at the receiving terminal restoring signal.
The second, the spread spectrum clock signal has spuious (spur).The phase place of accumulator control select can be in the spread spectrum signal of output bigger spuious of produce power.This is by the decision of the characteristic of accumulator.This spuious very harmful in the system that needs the high-quality clock signal.
Summary of the invention
One or more problems in view of the above the present invention proposes a kind of apparatus and method that are used for reference clock signal is opened up frequency.By utilizing ripe floating-point N PHASE-LOCKED LOOP PLL TECHNIQUE, when recovering specific clock accurately, produce the information of clock modulation by digital method, and exhibition frequency and amplitude frequently can easily dispose, and to reach the exhibition of generation clock signal frequently, finally reduces the purpose of the EMI of whole system.
Being used for that according to an embodiment of the invention reference clock signal is opened up device frequently comprises: divider (Divider) 302, be used to receive M value and N value, and generate the first floating-point decimal and the first floating-point decimal is sent to exhibition frequency control generator according to M value and N value; Exhibition is control generator (SSC generator) 304 frequently, be used to receive from the first floating-point decimal of divider with from the reference clock signal of analog circuit, according to the first floating-point decimal, reference clock signal, and modulating frequency generate and be used to open up the second floating-point decimal frequently and the second floating-point decimal is sent to Δ ∑ modulator (∑ Δ Modulator); Δ ∑ modulator 306 is used for generating the distribution of first integer and sending it to analog circuit according to the second floating-point decimal; And analog circuit, be used for to send to from the reference clock signal of outside exhibition control generator frequently, and be used for distribute generating first sub-frequency clock signal, and first sub-frequency clock signal and reference clock signal are carried out bit comparison mutually and phase place adjustment reference clock signal is opened up frequently according to first integer.
Wherein, exhibition control generator 304 frequently comprises: generator is calculated in configurable exhibition amplitude frequently, be used to receive from the first floating-point decimal of divider with from the reference clock signal of analog circuit, generate the crest frequency amplitude and send it to configurable triangular-wave generator according to the first floating-point decimal and reference clock signal, and be used for generating the second floating-point decimal and the second floating-point decimal being sent to Δ ∑ modulator according to the triangular wave that configurable triangular-wave generator generates; And configurable triangular-wave generator, be used for generating triangular wave and triangular wave being sent to configurable exhibition amplitude calculating frequently generator according to crest frequency amplitude and modulating frequency.
Wherein, Δ ∑ modulator 306 also is used for distributing according to being used for generating second integer at the 3rd floating-point decimal at random that exhibition adds noise signal frequently the time, and second integer distributed sends to analog circuit; And analog circuit distribute to generate second sub-frequency clock signal according to second integer, and second sub-frequency clock signal and reference clock signal are carried out bit comparison mutually and phase place adjustment reference clock signal is opened up frequently.
Triangle wave period is the inverse of modulating frequency.Zhan Pin comprises following at least a: central authorities exhibitions frequently (central spreading), go up exhibition (up spreading), and exhibition (down spreading) frequently down frequently.
Being used for according to another aspect of the present invention may further comprise the steps the method that reference clock signal is opened up frequently: step S402 receives M value and N value, according to M value and the N value generation first floating-point decimal; Step S404, according to the first floating-point decimal, reference clock signal, and the modulating frequency of configuration generate and be used to open up the second floating-point decimal frequently; Step S406 generates first integer according to the second floating-point decimal and distributes; And step S408, distribute to generate corresponding sub-frequency clock signal according to first integer, and sub-frequency clock signal and reference clock signal are carried out bit comparison mutually and phase place adjustment reference clock signal is opened up frequently.
Wherein, step S404 may further comprise the steps: step 1 generates the crest frequency amplitude according to the first floating-point decimal and reference clock signal; Step 2 is according to the modulating frequency generation triangular wave of crest frequency amplitude and configuration; And step 3, generate the second floating-point decimal according to triangular wave.
Wherein, generating corresponding second integer according to the second floating-point decimal with the 3rd floating-point decimal at random that is used for adding noise signal when opening up frequently distributes, distribute to generate corresponding sub-frequency clock signal according to second integer, and sub-frequency clock signal and reference clock signal are carried out bit comparison mutually and phase place adjustment reference clock signal is opened up frequently.
Wherein, be triangle wave period the inverse of the modulating frequency of configuration.Zhan Pin comprises following at least a: central authorities open up frequently, go up and open up frequently, reach exhibition frequency down.
By the present invention, utilize the structure of digital circuit and floating-point N phase-locked loop to realize exhibition frequently, design difficulty reduces greatly, and accuracy improves, and because existing phase-locked loop structures is not destroyed, signal to noise ratio is very desirable.And because major part adopts digital circuit, reusability, testability, flexibility and system are predictable greatly to be improved.
Description of drawings
Accompanying drawing described herein is used to provide further understanding of the present invention, constitutes the application's a part, and illustrative examples of the present invention and explanation thereof are used to explain the present invention, do not constitute improper qualification of the present invention.In the accompanying drawings:
Fig. 1 is a kind of block diagram of reference clock signal being opened up device frequently of the prior art;
Fig. 2 is the another kind of block diagram of reference clock signal being opened up device frequently of the prior art;
Fig. 3 is a block diagram of according to an embodiment of the invention reference clock signal being opened up device frequently; And
Fig. 4 is the flow chart of the method frequently of according to an embodiment of the invention reference clock signal being opened up.
Embodiment
Below with reference to accompanying drawing, describe the specific embodiment of the present invention in detail.
The present invention is when recovering the characteristic frequency clock, and floating-point N phase-locked loop structures and technology that utilization must be used only need to add the part digital circuit, can produce on recovered clock and open up frequently, to reach the purpose that reduces EMI.Utilize the technology and the Digital Signal Processing of floating-point N phase-locked loop, in the recovered clock frequency, can produce the accurate spread spectrum clock of any cycle and amplitude, and can be that central authorities open up frequently, go up and open up frequently, reach exhibition frequency down, the spuious energy of effective simultaneously control output spread spectrum clock.
Fig. 3 is a block diagram of according to an embodiment of the invention reference clock signal being opened up device frequently.Wherein, part be a digital processing circuit shown in the frame of broken lines below among Fig. 3, is analog circuit 308 partly shown in the top dot-dash wire frame.Particularly, as shown in Figure 3, this device comprises: divider 302, exhibition be control generator 304, ∑ Delta modulator 306, analog circuit 308 frequently.Below be the specific descriptions of the each several part of this device:
Exhibition is control generator 304 frequently, be used to receive from the first floating-point decimal of divider with from the reference clock signal of analog circuit, according to the first floating-point decimal, reference clock signal, and modulating frequency generate and be used to open up the second floating-point decimal frequently and the second floating-point decimal is sent to Δ ∑ modulator.
Wherein, exhibition control generator frequently is the exhibition of producing frequency modulation(FM) digital circuit frequently, comprise: generator is calculated in configurable exhibition amplitude frequently, be used to receive from the first floating-point decimal of divider with from the reference clock signal of analog circuit, generate the crest frequency amplitude and send it to configurable triangular wave (trianglewaveform) generator according to the first floating-point decimal and reference clock signal, and be used for generating the second floating-point decimal and the second floating-point decimal being sent to Δ ∑ modulator according to the triangular wave that configurable triangular-wave generator generates; And configurable triangular-wave generator, be used for generating triangular wave and triangular wave being sent to configurable exhibition amplitude calculating frequently generator according to crest frequency amplitude and modulating frequency.
Particularly, exhibition frequency control generator is the exhibition of producing frequency modulation(FM) digital circuit frequently.Comprising modulation period configurable triangular-wave generator and configurable exhibition amplitude calculating frequently generator.Exhibition frequently amplitude calculate after generator receives floating-point decimal from divider, the crest frequency of generator according to floating-point decimal and following formula (1) and (2) generation clock calculated in exhibition amplitude frequently, promptly, fs ' (this promptly opens up the peak value of frequency range frequently), and determine the value of floating-point decimal change according to the phase value that triangular-wave generator generates, add in the floating-point decimal, the final generation can be satisfied the floating-point decimal that exhibition requires frequently.The warbled frequency f sp that the triangular-wave generator utilization is disposed to this module generates triangular wave, and wherein triangle wave period is T (T=l/fsp).Be triangle wave period the inverse of the modulating frequency of configuration.Have for the warbled triangular wave cycle: T=fr/fsp (fsp is warbled frequency, fsp=1k, and 2k, 3k ...)
Wherein, for central authorities' exhibition frequency mode, because
Therefore, the crest frequency for the clock after the frequency modulation(FM) has:
Wherein, k is a range coefficient, k=0.25%, 0.5%, 1%.....
Δ ∑ modulator 306 is used for generating first integer distribution (that is, the arithmetic mean of the integer in the certain hour equals this floating-point decimal) and sending it to analog circuit according to the second floating-point decimal.
Analog circuit 308, be used for to send to from the reference clock signal of outside exhibition control generator frequently, and be used for distribute generating first sub-frequency clock signal, and first sub-frequency clock signal and reference clock signal are carried out bit comparison mutually and phase place adjustment reference clock signal is opened up frequently according to first integer.Particularly, the output clock of the voltage-controlled oscillator (VCO) in the analog circuit will carry out frequency division according to integer value, and for example, integer is 10 and carries out 10 frequency divisions.Phase-locked loop will compare and adjust phase place according to the phase place of frequency-dividing clock and reference clock, final in the closed loop of phase-locked loop the clock signal after the exhibition frequently, promptly voltage controlled oscillator is output as the clock signal after the exhibition frequently.Whole process is dynamic, adaptive.
Wherein, Δ ∑ modulator 306 also is used for generating second integer according to the second floating-point decimal with the 3rd floating-point decimal at random that is used for adding noise signal when opening up frequently and distributes, and the distribution of second integer is sent to analog circuit; And analog circuit distribute to generate second sub-frequency clock signal according to second integer, and second sub-frequency clock signal and reference clock signal are carried out bit comparison mutually and phase place adjustment reference clock signal is opened up frequently.That is, can be chosen in adding shake (dither) signal in the Δ ∑ modulator.Dither signal simulated the filter filtering as noise signal after by Δ ∑ modulator shaping tremendously high frequency end, intensity by the control dither signal, can not influence exhibition precision and loop stability frequently, but can reduce the energy of spuious (spur) in the floating-point N phase-locked loop greatly, to realize output high-performance spread spectrum clock signal.This is to use other digital control approaches to realize that exhibition is frequently not available.To the digital Δ ∑ modulator that 24bit realizes, frequency resolution is fr/2^24, amplitude that can point-device control triangular wave, thereby very accurate control exhibition scope frequently.
Fig. 4 is the flow chart of the method frequently of according to an embodiment of the invention reference clock signal being opened up.As shown in Figure 4, this method may further comprise the steps:
Step S402 receives M value and N value, generates the first floating-point decimal according to M value and N value;
Step S404, according to the first floating-point decimal, reference clock signal, and the modulating frequency of configuration generate and be used to open up the second floating-point decimal frequently;
Step S406 generates first integer according to the second floating-point decimal; And
Step S408 generates corresponding sub-frequency clock signal according to first integer, and sub-frequency clock signal and reference clock signal are carried out bit comparison mutually and phase place adjustment reference clock signal is opened up frequently.
Wherein, step S404 may further comprise the steps:
Step 2 is according to the modulating frequency generation triangular wave of crest frequency amplitude and configuration; And
Step 3 generates the second floating-point decimal according to triangular wave.
Wherein, generating corresponding second integer according to the second floating-point decimal with the 3rd floating-point decimal at random that is used for adding noise signal when opening up frequently distributes, distribute to generate corresponding sub-frequency clock signal according to second integer, and sub-frequency clock signal and reference clock signal are carried out bit comparison mutually and phase place adjustment reference clock signal is opened up frequently.
Wherein, be triangle wave period the inverse of the modulating frequency of configuration.Zhan Pin comprises following at least a: central authorities open up frequently, go up and open up frequently, reach exhibition frequency down.
Be the preferred embodiments of the present invention only below, be not limited to the present invention, for a person skilled in the art, the present invention can have various changes and variation.Within the spirit and principles in the present invention all, any modification of being done, be equal to replacement, improvement etc., all should be included within protection scope of the present invention.
Claims (10)
1. one kind is used for reference clock signal is opened up device frequently, it is characterized in that described device comprises:
Divider is used to receive M value and N value, and generates the first floating-point decimal and the described first floating-point decimal is sent to exhibition frequency control generator according to described M value and described N value, and wherein, M and N are integer;
Described exhibition is control generator frequently, be used to receive from the described first floating-point decimal of described divider with from the described reference clock signal of analog circuit, according to the described first floating-point decimal, described reference clock signal, and modulating frequency generate and be used to open up the second floating-point decimal frequently and the described second floating-point decimal is sent to Δ ∑ modulator;
Described Δ ∑ modulator is used for generating the distribution of first integer and sending it to described analog circuit according to the described second floating-point decimal; And
Described analog circuit, be used for to send to from the described reference clock signal of outside described exhibition control generator frequently, and be used for distributing and generate first sub-frequency clock signal, and described first sub-frequency clock signal and described reference clock signal are carried out bit comparison mutually and phase place adjustment described reference clock signal is opened up frequently according to described first integer.
2. device according to claim 1 is characterized in that, described exhibition control generator frequently comprises:
Generator is calculated in configurable exhibition amplitude frequently, be used to receive from the described first floating-point decimal of described divider with from the described reference clock signal of described analog circuit, generate the crest frequency amplitude and send it to configurable triangular-wave generator according to described first floating-point decimal and described reference clock signal, and be used for generating the described second floating-point decimal and the described second floating-point decimal being sent to described Δ ∑ modulator according to the triangular wave that described configurable triangular-wave generator generates; And
Described configurable triangular-wave generator is used for generating described triangular wave and described triangular wave being sent to described configurable exhibition amplitude calculating frequently generator according to described crest frequency amplitude and described modulating frequency.
3. device according to claim 2 is characterized in that,
Described Δ ∑ modulator also is used for generating second integer according to the described second floating-point decimal with the 3rd floating-point decimal at random that is used for adding noise signal when opening up frequently and distributes, and described second integer distribution is sent to described analog circuit; And
Described analog circuit distributes according to described second integer and generates second sub-frequency clock signal, and described second sub-frequency clock signal and described reference clock signal are carried out bit comparison mutually and phase place adjustment described reference clock signal is opened up frequently.
4. device according to claim 2 is characterized in that, described triangle wave period is the inverse of described modulating frequency.
5. according to each described device in the claim 1 to 4, it is characterized in that described exhibition frequency comprises following at least a: central authorities open up frequently, go up and open up frequently, reach exhibition frequency down.
6. one kind is used for reference clock signal is opened up method frequently, it is characterized in that, said method comprising the steps of:
Step S402 receives M value and N value, according to described M value and described N
Value generates the first floating-point decimal, and wherein, M and N are integer;
Step S404, according to the described first floating-point decimal, described reference clock signal, and the modulating frequency of configuration generate and be used to open up the second floating-point decimal frequently;
Step S406 generates first integer according to the described second floating-point decimal and distributes; And
Step S408, distributing according to described first integer generates corresponding sub-frequency clock signal, and described sub-frequency clock signal and reference clock signal are carried out bit comparison mutually and phase place adjustment described reference clock signal is opened up frequently.
7. method according to claim 6 is characterized in that, described step S404 may further comprise the steps:
Step 1 generates the crest frequency amplitude according to described first floating-point decimal and described reference clock signal;
Step 2 is according to the modulating frequency generation triangular wave of described crest frequency amplitude and described configuration; And
Step 3 generates the second floating-point decimal according to described triangular wave.
8. according to claim 6 or 7 described methods, it is characterized in that, generating corresponding second integer according to the described first floating-point decimal with the 3rd floating-point decimal at random that is used for adding noise signal when opening up frequently distributes, distributing according to described second integer generates corresponding sub-frequency clock signal, and described sub-frequency clock signal and reference clock signal are carried out bit comparison mutually and phase place adjustment described reference clock signal is opened up frequently.
9. according to claim 6 or 7 described methods, it is characterized in that described triangle wave period is the inverse of the modulating frequency of described configuration.
10. according to claim 6 or 7 described methods, it is characterized in that described exhibition frequency comprises following at least a: central authorities open up frequently, go up and open up frequently, reach exhibition frequency down.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2007101780424A CN101404569B (en) | 2007-11-23 | 2007-11-23 | Apparatus and method for frequency expansion of reference clock signal |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2007101780424A CN101404569B (en) | 2007-11-23 | 2007-11-23 | Apparatus and method for frequency expansion of reference clock signal |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101404569A CN101404569A (en) | 2009-04-08 |
| CN101404569B true CN101404569B (en) | 2011-04-27 |
Family
ID=40538447
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2007101780424A Active CN101404569B (en) | 2007-11-23 | 2007-11-23 | Apparatus and method for frequency expansion of reference clock signal |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101404569B (en) |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9397647B2 (en) | 2010-07-28 | 2016-07-19 | Marvell World Trade Ltd. | Clock spurs reduction technique |
| CN102427348B (en) * | 2011-09-30 | 2014-04-23 | 中国兵器工业集团第二一四研究所苏州研发中心 | Clock generator of frequency spectrum expansion |
| CN103078637B (en) * | 2012-12-31 | 2015-06-03 | 上海贝岭股份有限公司 | Spread spectrum lock phase ring control circuit |
| US9280928B2 (en) * | 2013-10-17 | 2016-03-08 | Sct Technology, Ltd. | Apparatus and method for driving LED display |
| CN104378108B (en) * | 2014-12-04 | 2017-10-03 | 龙迅半导体（合肥）股份有限公司 | A kind of clock signal output intent and circuit |
| CN105933000B (en) * | 2016-04-19 | 2018-11-20 | 福州瑞芯微电子股份有限公司 | A kind of EMI automatic regulating apparatus and EMI automatic adjusting method |
| CN105933001B (en) * | 2016-04-19 | 2018-11-20 | 福州瑞芯微电子股份有限公司 | The device and method of electromagnetic interference in a kind of reduction circuit |
| CN109345996B (en) * | 2018-12-05 | 2021-07-23 | 惠科股份有限公司 | Time sequence control chip, display driving assembly and display device |
| US11381229B2 (en) | 2019-04-23 | 2022-07-05 | Beijing Boe Technology Development Co., Ltd. | Clock spread spectrum circuit, electronic equipment, and clock spread spectrum method |
| US11139819B2 (en) * | 2019-04-23 | 2021-10-05 | Boe Technology Group Co., Ltd. | Parameter determination method and device for spread spectrum circuit, and clock spread spectrum method and device |
| US11949420B2 (en) | 2019-04-23 | 2024-04-02 | Beijing Boe Technology Development Co., Ltd. | Clock spread spectrum circuit, electronic equipment, and clock spread spectrum method |
| CN113972902A (en) * | 2020-07-23 | 2022-01-25 | 京东方科技集团股份有限公司 | Clock signal generation circuit, clock signal generation method, and electronic apparatus |
| CN113014084A (en) * | 2021-02-07 | 2021-06-22 | 联想(北京)有限公司 | Control method and device and electronic equipment |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1434570A (en) * | 2002-01-22 | 2003-08-06 | 瑞昱半导体股份有限公司 | Spread spectrum phase locking circuit with adjustable spread spectrum range |
| CN1653404A (en) * | 2002-03-14 | 2005-08-10 | 创世纪微芯片公司 | Method and apparatus for reducing emi in digital display devices |
| CN1921371A (en) * | 2005-08-26 | 2007-02-28 | 上海贝尔阿尔卡特股份有限公司 | Synchronised clock providing device and realizing method |
| EP1764922A1 (en) * | 2005-09-15 | 2007-03-21 | Fujitsu Ltd. | Clock generation circuit and clock generation method |
-
2007
- 2007-11-23 CN CN2007101780424A patent/CN101404569B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1434570A (en) * | 2002-01-22 | 2003-08-06 | 瑞昱半导体股份有限公司 | Spread spectrum phase locking circuit with adjustable spread spectrum range |
| CN1653404A (en) * | 2002-03-14 | 2005-08-10 | 创世纪微芯片公司 | Method and apparatus for reducing emi in digital display devices |
| CN1921371A (en) * | 2005-08-26 | 2007-02-28 | 上海贝尔阿尔卡特股份有限公司 | Synchronised clock providing device and realizing method |
| EP1764922A1 (en) * | 2005-09-15 | 2007-03-21 | Fujitsu Ltd. | Clock generation circuit and clock generation method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101404569A (en) | 2009-04-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101404569B (en) | Apparatus and method for frequency expansion of reference clock signal | |
| CN101102108B (en) | Time signal generation method and system and phase-locked circuit | |
| KR100824049B1 (en) | Apparatus and method for clock generation with piecewise linear modulation | |
| US7508278B2 (en) | Asymmetry triangular frequency modulation profiles for spread spectrum clock generations | |
| CN1768479B (en) | Method and system of jitter compensation | |
| US7015733B2 (en) | Spread-spectrum clock generator using processing in the bitstream domain | |
| JP3089485B2 (en) | Fractional-N frequency synthesis with residual error correction and method | |
| GB2459108A (en) | Dithered clock signal generator | |
| US5777521A (en) | Parallel accumulator fractional-n frequency synthesizer | |
| TWI403091B (en) | Onion waveform generator and spread spectrum clock generator using the same | |
| US20130127501A1 (en) | Spread spectrum clock generators | |
| EP1359670B1 (en) | Analog implementation of spread spectrum frequency modulation in a programmable phase locked loop (PLL) system | |
| US8644441B2 (en) | Clock generators and clock generation methods thereof | |
| US20070164793A1 (en) | Apparatus for generating clock pulses using a direct digital synthesizer | |
| US5945881A (en) | PLL frequency synthesizer with K multiplication in addition to division for subtraction of phase noise | |
| CN2438274Y (en) | Digital direct frequency synthesis and phase-locked loop type frequency-hopping frequency synthesizer | |
| JP6503671B2 (en) | PLL circuit, integrated circuit device, electronic device and moving body | |
| Li et al. | 20-Mb/s GFSK modulator based on 3.6-GHz hybrid PLL with 3-b DCO nonlinearity calibration and independent delay mismatch control | |
| LeBlanc et al. | Dual-loop direct VCO modulation for spread spectrum clock generation | |
| EP2528230A1 (en) | Signal processing | |
| Bietti et al. | An UMTS/spl Sigma//spl Delta/fractional synthesizer with 200 kHz bandwidth and-128 dBc/Hz@ 1 MHz using spurs compensation and linearization techniques | |
| DE10308921A1 (en) | Phase locked loop (PLL) for frequency syntehsis for HF PLL in digital circuit technique for mobile radio application, e.g. in blue tooth standard, with digitally controllable oscillator | |
| Yakimenko et al. | Mathematical modelling and research of output spectrum of synthesizers based on high-speed DAC for 5G | |
| US20240171210A1 (en) | Devices and methods controlling a radio frequency path | |
| Staszewski et al. | Event-driven simulation and modeling of an RF oscillator |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |