CN101399981A - USB host controller for transmission of digital video compression standard transmission code stream - Google Patents
USB host controller for transmission of digital video compression standard transmission code stream Download PDFInfo
- Publication number
- CN101399981A CN101399981A CN 200710122543 CN200710122543A CN101399981A CN 101399981 A CN101399981 A CN 101399981A CN 200710122543 CN200710122543 CN 200710122543 CN 200710122543 A CN200710122543 A CN 200710122543A CN 101399981 A CN101399981 A CN 101399981A
- Authority
- CN
- China
- Prior art keywords
- usb
- interface
- fifo
- data
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Information Transfer Systems (AREA)
Abstract
The invention relates to MPEG TS transmission control technology field characterized as two accomplishing method of USB host computer controller: a USB host computer controller suitable for TS transmission and designed based on existing USB host computer control chip, and another USB host computer controller based on USB host computer control chip with TS interface. The inventive TS processing logic at least comprises an input TS buffer or/ and a output TS interface, and a TS synchronous circuit. The inventive host computer controller can directly interconnect with other equipment with TS interface through input TS interface or output TS interface, and directly interconnect USB device or hub by USB interface, thereby accomplishes one-way or two-way continuous and real-time TS transmission between host computer and equipment terminal, and accomplishes by-pass of TS input interface and output TS interface.
Description
Technical field
The present invention relates to a kind of MPEG of being applicable to TS is the usb host controller of Active-Movie compression standard transmission code stream transmission, especially a kind of usb host controller based on existing USB host computer controller control chip; And a kind of usb host control chip that is applicable to TS transmission of the TS of having interface and utilize the usb host controller of this chip design.
Background technology
MPEG is that the Active-Movie compression standard is the international standard that a series of digital compression means that Motion Picture Experts Group formulates make the motion video compression.MPEG has obtained in fields such as Digital Television, CD, DVD, video request programs using widely.Mpeg standard has been stipulated a kind of transmission code stream TS (Transport Stream) that can carry out long-distance transmissions in noisy channel.TS is one or more programs of having common time reference or having an independent time benchmark single data flow of combining of stream substantially, the transport layer interface when it is the transmission mpeg data.
At present, the baseband transmission interface of the MPEG TS of standard has two kinds: synchronous parallel interface SPI (synchronous parallelinterface) and synchronous serial interface SSI (synchronous serial interface).Existing MEPG decoding chip, mpeg encoded chip etc. all have the SPI of standard usually or/and SSI.
USB is the widely used USB (universal serial bus) of a function admirable.USB mainly contains following several characteristics: have good versatility, can connect dissimilar USB device; A USB interface can expand a plurality of interfaces, thereby can connect a plurality of ancillary equipment; The transmission rate height supports to look real-time Data Transmission such as audio frequency; Support hot plug; Low price.
Along with popularizing of the development of USB technology and USB interface, therefore integration USB interface more and more in MEPG TS treatment facility adopts USB transmission TS will develop into a kind of inevitable trend in a lot of occasions in the future.But because MPEG TS is synchronous, real-time, continuous flow data, USB then is the serial transmission mechanism employing shared bus, asynchronous, burst; Therefore utilize USB transmission MPEG TS also to have some problem demanding prompt solutions, such as data buffering, interface conversion, transmission direction switching etc.
USB can form the star network of pyramid shape, and what wherein be in the pinnacle of a pagoda is usb host, and down each layer can be that usb hub also can be a USB device.What USB adopted is main frame active, the driven data transmission mechanism of equipment, and all transfer of data are all initiated by main frame.Utilize USB transmission TS, a key issue that at first will solve is exactly the usb host controller that design is applicable to the real time data flow transmission.
The interface of prior USB host computer control chip generally comprises: USB downstream interface, cpu i/f and DMA are direct storage adapter interface.Wherein, the USB downstream interface is that the USB control chip is necessary; Cpu i/f is used to visit the register and the end points buffering area of USB control chip inside, and therefore the inner integrated CPU of the usb host control chip that has may just not have cpu i/f; During by the USB transferring large number of data, generally all can adopt DMA interface to carry out data carrying between USB control chip inner terminal buffering area and the external data buffering area, so general usb host control chip all can comprise one group even organize DMA interface more.But, prior USB host computer control chip does not all have the TS interface (being SPI or SSI interface) of standard, therefore its chip or equipment direct interconnection with band TS interface can't be that is to say and can't directly utilize prior USB host computer control chip to carry out the transmission of TS.
Summary of the invention
The objective of the invention is to, a kind of usb host controller of the TS of being applicable to transmission is provided.This usb host controller also comprises a TS processing module, one group of input TS interface and/or one group of output TS interface except the USB serial interface engine, physics transceiver and the USB downstream interface that comprise the USB host computer controller controller.This usb host controller can directly link to each other with other TS process chip or equipment with the TS interface, thus realize two-way by USB, transmit a kind of method of real-time, continuous MPEG TS data in real time.
The present invention proposes two kinds of implementation methods of this usb host controller.The first, based on the usb host controller that is applicable to the TS transmission of existing USB host computer controller control chip and design; The second, a kind of usb host control chip (T-USB) with the TS interface has been proposed, and based on the usb host controller of T-USB chip design.
From interface, the usb host controller that the present invention proposes has following feature:
At least comprise a USB downstream interface, be used to connect USB device or hub.
At least comprise one or more input TS interfaces (TSI) or/and one or more output TS interface (TSO): input TS interface directly links to each other with the output TS interface of other TS equipment or chip, and the TS data on the input TS interface are transferred to USB device by usb bus; Output TS interface directly links to each other with the input TS interface of other TS equipment or chip, directly gives other TS equipment or chips from the TS data that USB device receives by output TS interface.If this usb host controller need have the function of transmitted in both directions TS, it all is necessary importing the TS interface so and exporting the TS interface; If this usb host controller does not need to have the ability that sends the TS data to equipment end, can not comprise input TS interface; Do not receive or the ability of the TS data of output equipment end if this usb host controller does not need to have, can not comprise input TS interface.Wherein, the TS interface is that the SPI of standard is or/and SSI.
Can comprise a control unit interface, generally be cpu i/f, is used to visit usb host controller internal register and end points buffering area.If the inner integrated controller of usb host controller can not comprise control interface so.
Structure is seen internally, and the usb host controller that the present invention proposes comprises at least:
A USB physics transceiver, its major function is the protocol analysis that carries out the USB physical layer.On the one hand, it receives the serial data of high frequency on the usb bus and converts thereof into parallel data; On the other hand, it changes into serial data with parallel data to be sent, and it is urged to usb bus.
A USB serial interface engine, its major function are to carry out the protocol analysis and the processing of usb protocol layer, detect, generate data extract, encapsulation, bit extraction, filling, CRC check, generation etc. such as PID.
At least one input TS buffer (TSI-FIFO) cushions real-time continuous TS data or/and output TS (TSO-FIFO) buffer should link to each other with described (TSI) interface by (TSI-FIFO) input; Be somebody's turn to do (TSO-FIFO) usb data buffering asynchronous, burst;
A TS synchronous circuit, input links to each other with the output of described (TSO-FIFO), and the output of this TS synchronous circuit links to each other with described (TSO) interface, to the data of taking out from (TSO-FIFO), carry out Synchronous Processing after, export from described (TSO) interface again;
One group of register is used to control the mode of operation of this usb host controller and reflects its operating state.
On function, the usb host controller that the present invention proposes has following feature:
This usb host controller has the function of general usb host controller, and its downstream interface can connect other USB device or usb hub.
The input TS interface of this usb host controller can directly directly link to each other with the output TS interface of other TS equipment/chip, and TS will be transferred to USB device by usb bus on the TS interface thereby will import.
The output TS interface of this usb host controller can directly directly link to each other with the input TS interface of other TS equipment/chip, thereby will directly give other TS equipment/chip by output TS interface from the TS data that USB device receives.
Under input TS interface and the simultaneous situation of output TS interface, this usb host controller can have the function of transmitted in both directions TS.That is, when sending the TS on the input TS interface to equipment, the slave unit termination is received TS and is exported from output TS interface.
Under input TS interface and the simultaneous situation of output TS interface, this usb host controller can have bypass function: be about to import the TS data of TS interface directly from the output of output TS interface bypass.
At usb host controller mentioned above, the present invention proposes its two kinds of implementation methods.First kind is based on existing USB host computer controller control chip, adds other peripheral logical circuit and realizes, as described in embodiment one hereinafter.In addition, the present invention brings forward a kind of usb host control chip (T-USB) with USB interface, and embodiment two has provided a kind of implementation method of T-USB chip.
Description of drawings
Fig. 1 shows the usb host controller based on a kind of TS of being applicable to transmission of present existing USB host computer controller control chip and design.
Fig. 2 shows a kind of functional block diagram of T-USB chip.
Embodiment one
This part is introduced a kind of implementation method based on the usb host controller that is applicable to the TS transmission of present existing USB host computer controller control chip.
Fig. 1 shows a kind of usb host controller 1100 that is applicable to the TS transmission based on existing USB host computer controller control chip.Usb host controller 1100 is made up of USB host computer controller control chip 1101 and peripheral logic 1102 two large divisions.Usb host controller 1100 comprises: a USB downstream interface 1104 can directly link to each other with the USB upstream Interface of equipment end; One group of input TS interface 1105 can directly link to each other with the standard output TS interface of miscellaneous equipment or chip; One group of output TS interface 1106 can directly link to each other with the standard input TS interface of miscellaneous equipment or chip; One group of cpu i/f 1107, controller outside can visit controller 1100 by it.
USB host computer controller control chip 1101 is that the key of controller 1100 is formed, and it can be taken by existing most host side USB control chip.The basic demand of 1100 pairs of control chips 1101 of controller is as follows:
1, comprises one group of USB downstream interface 1104 at least, in order to link to each other with USB device or hub.
2, comprise a USB physics transceiver 1119 at least, be used to resolve the usb protocol of physical layer.
3, comprise a USB serial interface engine 1118 at least, be used for the usb protocol of analysis protocol layer.USB serial interface engine 1118 is supported a control end points at least, is used for carrying out the transmission of the control information in the USB device enumeration process; At least support a BULK or/and the OUT end points of ISO transmission is designated as the TSI-OUT end points, it is used for the TS data are sent to USB device from usb host; At least support a BULK or/and the IN end points of ISO transmission is designated as the TSO-IN end points, it is used for receiving the TS data from USB device.
4, comprise an end points buffering area OUT-FIFO 1115 at least, be used for cushioning the TS data that send to equipment end from host side corresponding to the TSI-OUT end points.
5, comprise an end points buffering area IN-FIFO 1116 at least, be used for cushioning the TS data that the slave unit end sends to host side corresponding to the TSO-IN end points.
If 6 control chips, 1101 inside do not comprise CPU, to comprise one group of cpu i/f 1107 so at least, be used to visit the register and the FIFO of USB control chip inside; If control chip 1101 inside comprise CPU, cpu i/f 1107 not necessarily so.CPU is down collaborative software, the agreement of coming the USB of analytical capabilities layer by the control to register 1120.
7, comprise one group of DMA interface 1103 and dma controller A 1111 at least, be used for inside and outside control chip 1101, carrying out the carrying of TS data, under the little situation of data volume, also can carry out the carrying of data certainly with cpu i/f.DMA interface 1103 is connecting dma controller A 1111 and dma controller B 1112.Dma controller A 1111 must comprise one road DMA passage at least, can certainly comprise multichannel DMA passage; If have only one road DMA passage, when carrying out two-way TS transmission so, the carrying of the TS data of two-way must be carried out in timesharing.DMA interface 1103 and cpu i/f 1107 also can the shared data buses and other number control signal, as read-write control signal etc.; In this case, the carrying of TS data and CPU visit must be carried out in timesharing.
1, the TS data that will import on the TS interface 1105 of uniaxially are passed to equipment end from host side.
2, the TS that sends over of uniaxially receiving equipment end, and from 1106 outputs of output TS interface.
3, between main frame and equipment, carry out two-way TS transmission, the TS that the receiving equipment end sends over when being about to import TS data on the TS interface 1105 and passing to equipment end from host side, and from 1106 outputs of output TS interface.
4, in addition, usb host controller 1100 also can realize importing the data of TS interface 1105 directly from output TS interface 1106 short circuits output.Fig. 1 is not shown.
The transmission course of TS controller 1100 that sends USB device from usb host to is as follows:
The first, TS is from 1105 inputs of input TS interface.
The second, the TS data on the interface 1105 are deposited in TSI-FIFO 1113.
The 3rd, by the buffering area 1115 of DMA interface 1103 with OUT end points in the immigration of the data among the TSI-FIFO 1113 USB control chip 1101.
The 4th, USB control chip 1101 sends to equipment with the data in TSI-OUT end points 1115 buffering areas.
The transmission course of TS controller 1100 that sends usb host from USB device to is as follows:
The first, after the host computer control chip receives the data of USB device, deposit the buffering area of TSO-IN end points 1116 in.
The second, by DMA interface 1103 data in the buffering area 1116 of IN end points are moved into TSO-FIFO 1114.
The 3rd, TS synchronization module 1110 takes out data from TSO-FIFO 1114, carries out the TS Synchronous Processing then.
The 4th, the TS after the Synchronous Processing is from 1106 outputs of TSO interface.
Embodiment two
This part is introduced a kind of implementation method of the usb host control chip (T-USB) of the band TS interface that the present invention proposes.
Though embodiment one described usb host controller can realize transmitting in real time, continuously by USB the purpose of TS; But adopt this method circuit structure complexity, the design cycle is long, cost is high.For this reason, the present invention proposes a kind of TS of having interface usb host control chip (T-USB).The T-USB chip has multiple implementation method, and USB host computer controller control chip 1101 shown in Figure 1 and peripheral logic 1102 are integrated into a new chip, is exactly a T-USB chip.But this T-USB chip can also be optimized, and for the performance that improves system, reduce area of chip, this programme has provided the another kind of implementation method of T-USB chip.
Fig. 2 shows the functional block diagram of T-USB chip 2000, wherein,
1, comprises one group of USB downstream interface 2104, in order to link to each other with USB device or hub.
2, comprise a USB physics transceiver 2109, be used to resolve the usb protocol of physical layer.
3, comprise an input TS interface 2105 and an output TS interface 2106.
4, comprise a USB serial interface engine 2108, be used for the usb protocol of analysis protocol layer.USB serial interface engine 2108 is supported a control end points at least, is used for carrying out the transmission of the control information in the USB device enumeration process; At least support a BULK or/and the OUT end points of ISO transmission is designated as the TSI-OUT end points, it is used for the TS data are sent to USB device from usb host; At least support a BULK or/and the IN end points of ISO transmission is designated as the TSO-IN end points, it is used for receiving the TS data from USB device.
5, comprise a TSI-FIFO 2113, its buffering is from the data of input TS interface 2105 on the one hand; TSI-OUT end points sense data and send to USB device therefrom on the other hand.
6, comprise a TSO-FIFO 2114, its buffering is from the data of USB device on the one hand; TS synchronization module 2101 therefrom takes out data on the other hand, carries out synchronous back from 2106 outputs of output TS interface.
7, comprise a TS synchronization module 2101, it carries out the TS data synchronization according to the 0x47 synchronous head in the TS data.
8, comprise register 2102, peripheral control unit can come read-write register 2102 by cpu i/f 2107, thus control T-USB chip 2000.
T-USB chip 2000 is supported following several TS transmission modes:
1, the TS data that will import on the TS interface 2105 of uniaxially are passed to equipment end from host side.
2, the TS that sends over of uniaxially receiving equipment end, and from 2106 outputs of output TS interface.
3, between main frame and equipment, carry out two-way TS transmission, the TS that the receiving equipment end sends over when promptly the TS data on the input TS interface 2105 being passed to equipment end from host side, and from 2106 outputs of output TS interface.
4, in addition, can also realize importing the data of TS interface 2105 directly from output TS interface 2106 short circuits output.Fig. 2 is not shown.
The transmission course of TS T-USB chip 2000 that sends USB device from usb host to is as follows:
The first, TS is from 2105 inputs of input TS interface.
The second, the TS data on the interface 2105 are deposited in TSI-FIFO 2113.
The 3rd, the TS-OUT end points in the serial interface engine in 2108 takes out data from TSI-FIFO, send to USB device then.
The transmission course of TS T-USB chip 2000 that sends usb host from USB device to is as follows:
The first, after T-USB chip 2000 receives the data of USB device, deposit buffering area TSO-FIFO 2114 in.
The second, TS synchronization module 2101 takes out data from TSO-FIFO 2114, carries out the TS Synchronous Processing then.
The 3rd, the TS after the Synchronous Processing is from 2106 outputs of output TS interface.
Claims (4)
1, be used for the usb host controller of Active-Movie compression standard transmission code stream transmission, it is characterized in that, comprise:
A USB host computer controller control chip is used to carry out the dissection process of usb protocol;
At least comprise one or more input TS interfaces (TSI) or/and one or more output TS interface (TSO): should (TSI) directly link to each other with the output TS interface of other TS equipment or chip, the TS data of being somebody's turn to do on (TSI) are transferred to USB device by usb bus; Should (TSO) directly link to each other, directly give other TS equipment or chips by being somebody's turn to do (TSO) from the TS data that USB device receives and sends with the input TS interface of other TS equipment or chip;
A TS processor logic, contain:
At least one input TS buffer (TSI-FIFO) cushions real-time continuous TS data or/and an output TS buffer (TSO-FIFO) should link to each other with described (TSI) by (TSI-FIFO) input; Be somebody's turn to do (TSO-FIFO) usb data buffering asynchronous, burst;
A TS synchronous circuit, input links to each other with the output of described (TSO-FIFO), and output links to each other with described (TSO) interface; This synchronous circuit takes out data from (TSO-FIFO), carry out Synchronous Processing after, export from described (TSO) interface again;
A direct storage adapter (DMAB), an input of this adapter links to each other with the output of described (TSI-FIFO), another output links to each other with the input of described (TSO-FIFO), and an I/O end interconnects mutually with a direct storage adapter (DMAA) of described USB host computer controller control chip; Should (DMAB) the TS data of input be written into the TSI-OUT end points buffer of described USB host computer controller control chip through (TSI-FIFO) after, the while reads into described (TSO-FIFO) to the TS data of TSO-IN end points buffer;
Register (B) is with described register (A) shared bus and comprise the control signal of write control signal.
2, the usb host controller that is used for the transmission of Active-Movie compression standard transmission code stream according to claim 1 is characterized in that described USB host computer controller control chip contains:
At least one group of USB downstream interface is in order to link to each other with USB device or hub;
At least comprise a USB physics transceiver, be used to resolve the usb protocol of physical layer;
At least one USB serial interface engine with described USB physics transceiver interconnection, is used for the usb protocol of analysis protocol layer, and this USB serial interface engine comprises the transmission that a control end points carries out control information in the USB device enumeration process at least; At least comprise a TSI-OUT end points, the TS data are sent to USB device from usb host; At least comprise a TSO-IN end points, receive the TS data from USB device;
At least comprise an end points buffer (OUT-FIFO) corresponding to described TSI-OUT end points, the output that is somebody's turn to do (OUT-FIFO) links to each other with an input of described serial interface engine, and buffering sends to equipment end and the TS data that are positioned at described one group of USB downstream interface from host side;
At least comprise an end points buffer (IN-FIFO) corresponding to the TSI-IN end points, should (IN-FIFO) link to each other with an output of described serial interface engine, be used to cushion the TS data that send to host side from the equipment end that is positioned at described one group of USB downstream interface with input;
At least comprise one group of direct storage adapter (DMAA) interface and a direct storage adapter (DMAA), if output (DMAA) links to each other with the input of described (OUT-FIFC), and input links to each other with the output of described (IN-FIFO), the respective end of the direct storage adapter (DMAB) in I/O end and the described TS processor logic links to each other, should (DMAA) in order to inside and outside described USB host computer controller control chip, to carry data;
At least comprise one group of cpu i/f, this cpu i/f allows with described (DMAA) shared data bus and comprises the control signal of read-write control signal, with the register (A) of visiting described USB host computer controller control chip inside and (OUT-FIFO), (IN-FIFO).
3, the usb host controller that is used for the transmission of video display compression standard transmission code stream according to claim 1 is characterized in that described TS interface is that synchronous parallel interface SPI is or/and synchronous serial interface SSI.
4, be used for the usb host controller of Active-Movie compression standard transmission code stream transmission, it is characterized in that, this console controller is the usb host control chip (T-USB) of a band TS interface, comprises:
At least one USB downstream interface connects USB device and integrator;
A USB physics transceiver, output links to each other with described USB downstream interface, is used to resolve the usb protocol of physical layer;
A USB serial interface engine, with described physics transceiver interconnection, this serial interface engine is used for the usb protocol of analysis protocol layer, comprises:
At least one controls end points, carries out the message transmission in the USB device enumeration process;
At least one TSI-OUT end points sends to the USB device that is positioned at described USB downstream interface to the TS data from usb host;
At least one TSO-IN end points receives the TS data from the USB device that is positioned at described USB downstream interface;
At least one input TS buffer (TSI-FIFO) is or/and an output TS buffer (TSO-FIFO), and output that should (TSI-FIFO) links to each other with an input of described USB serial interface engine, cushions real-time, continuous data; Input that should (TSO-FIFO) links to each other with the corresponding output end of described USB serial interface engine, buffering happens suddenly, usb data fast;
A TS synchronous circuit, input links to each other with the output of described (TSO-FIFO), is used for taking out data from this (TSO-FIFO) and carries out Synchronous Processing;
At least comprise an input TS interface (TSI) or/and an output TS interface (TSO); Should (TSI) link to each other with described (TSI-FIFO) input, receive the TS data, should (TSO) link to each other with the output of described TS synchronous circuit, output is through the TS data after the Synchronous Processing.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200710122543 CN101399981A (en) | 2007-09-26 | 2007-09-26 | USB host controller for transmission of digital video compression standard transmission code stream |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200710122543 CN101399981A (en) | 2007-09-26 | 2007-09-26 | USB host controller for transmission of digital video compression standard transmission code stream |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101399981A true CN101399981A (en) | 2009-04-01 |
Family
ID=40518192
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200710122543 Pending CN101399981A (en) | 2007-09-26 | 2007-09-26 | USB host controller for transmission of digital video compression standard transmission code stream |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101399981A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104618059A (en) * | 2015-01-14 | 2015-05-13 | 华为技术有限公司 | Method, device and system for transmitting transport stream data |
| US10713207B2 (en) | 2018-07-02 | 2020-07-14 | Venturi, Llc | USB to synchronous serial interface with external clock signal |
| CN117909278A (en) * | 2023-12-21 | 2024-04-19 | 博捷半导体科技(苏州)有限公司 | USB hub chip, USB hub and data transmission method |
-
2007
- 2007-09-26 CN CN 200710122543 patent/CN101399981A/en active Pending
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104618059A (en) * | 2015-01-14 | 2015-05-13 | 华为技术有限公司 | Method, device and system for transmitting transport stream data |
| US10713207B2 (en) | 2018-07-02 | 2020-07-14 | Venturi, Llc | USB to synchronous serial interface with external clock signal |
| CN117909278A (en) * | 2023-12-21 | 2024-04-19 | 博捷半导体科技(苏州)有限公司 | USB hub chip, USB hub and data transmission method |
| CN117909278B (en) * | 2023-12-21 | 2024-08-13 | 博捷半导体科技(苏州)有限公司 | USB hub chip, USB hub and data transmission method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8165120B2 (en) | Buffering architecture for packet injection and extraction in on-chip networks | |
| CN102138297B (en) | Graphics multi-media ic and method of its operation | |
| US5784573A (en) | Multi-protocol local area network controller | |
| US7243173B2 (en) | Low protocol, high speed serial transfer for intra-board or inter-board data communication | |
| CN103986931A (en) | Method for transmitting video data on FPGA and DSP structure on basis of SRIO bus | |
| CN106598889A (en) | SATA (Serial Advanced Technology Attachment) master controller based on FPGA (Field Programmable Gate Array) sandwich plate | |
| US20130212309A1 (en) | Communication bridging between devices via multiple bridge elements | |
| KR20150109259A (en) | Method, apparatus and system for single-ended communication of transaction layer packets | |
| CN100479407C (en) | Synchronous serial interface device | |
| US6516420B1 (en) | Data synchronizer using a parallel handshaking pipeline wherein validity indicators generate and send acknowledgement signals to a different clock domain | |
| CN101399981A (en) | USB host controller for transmission of digital video compression standard transmission code stream | |
| CN101521807B (en) | Method and system for smoothly processing transmission stream and front-end equipment of digital television | |
| WO2016192211A1 (en) | Device and method for sending inter-chip interconnection, device and method for receiving inter-chip interconnection, and system | |
| KR101873022B1 (en) | SoC Dual Processor Architecture for Internet of Things | |
| WO2018102076A1 (en) | Controller-phy connection using intra-chip serdes | |
| CN102687520A (en) | Digital television and system achieving serial communication | |
| CN109815181B (en) | Method and device for converting any bit width based on AXI protocol interface | |
| CN202495998U (en) | Digital television and system capable of realizing serial communication using mini USB interface | |
| US6996106B2 (en) | High-speed interchip interface protocol | |
| CN101308568A (en) | Method and apparatus for production line real-time processing based FIFO | |
| CN116126771A (en) | Communication system and method for two-wire SPI | |
| CN113051212B (en) | Graphics processor, data transmission method, data transmission device, electronic equipment and storage medium | |
| US20230035810A1 (en) | Method for data processing of frame receiving of an interconnection protocol and storage device | |
| US7526595B2 (en) | Data path master/slave data processing device apparatus and method | |
| CN102759952B (en) | Embedded system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C57 | Notification of unclear or unknown address | ||
| DD01 | Delivery of document by public notice |
Addressee: Wang Xingjun Document name: Notification that Application Deemed not to be Proposed |
|
| C06 | Publication | ||
| PB01 | Publication | ||
| C57 | Notification of unclear or unknown address | ||
| DD01 | Delivery of document by public notice |
Addressee: Wang Xingjun Document name: Notification of Passing Examination on Formalities |
|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| DD01 | Delivery of document by public notice |
Addressee: Beijing Unitend Technologies Inc. Document name: Notification that Application Deemed to be Withdrawn |
|
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Open date: 20090401 |