CN101399219B - Preparing method for through-hole between metallic layers and filling method - Google Patents

Preparing method for through-hole between metallic layers and filling method Download PDF

Info

Publication number
CN101399219B
CN101399219B CN2007100941077A CN200710094107A CN101399219B CN 101399219 B CN101399219 B CN 101399219B CN 2007100941077 A CN2007100941077 A CN 2007100941077A CN 200710094107 A CN200710094107 A CN 200710094107A CN 101399219 B CN101399219 B CN 101399219B
Authority
CN
China
Prior art keywords
metal
aluminium
hole
layer
intermetallic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2007100941077A
Other languages
Chinese (zh)
Other versions
CN101399219A (en
Inventor
陈福成
朱骏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Original Assignee
Shanghai Hua Hong NEC Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Hua Hong NEC Electronics Co Ltd filed Critical Shanghai Hua Hong NEC Electronics Co Ltd
Priority to CN2007100941077A priority Critical patent/CN101399219B/en
Publication of CN101399219A publication Critical patent/CN101399219A/en
Application granted granted Critical
Publication of CN101399219B publication Critical patent/CN101399219B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention discloses a method for preparing and filling via holes between metal layers, which comprises: after metal in an under layer is etched, a first layer of intermetallic dielectric medium for isolation is deposited and steps formed when the metal in the under layer is etched are covered; the intermetallic dielectric medium for isolation on the metal in the under layer is removed through a chemical-mechanical planarization process; then, a layer of aluminum is deposited; lithography is carried out by using a via hole mask and a negative photoresist so as to define a protective layer of a via hole pattern; afterward, the aluminum layer is etched to prepare aluminum plugs for filling the via holes; a second layer of intermetallic dielectric medium for isolation is deposited, and the steps formed by the aluminum plugs are covered; after that, the intermetallic dielectric medium for isolation on the aluminum plugs is removed by the chemical-mechanical planarization process. The method adopts the aluminum plugs to fill the via holes, thus greatly improving the electroconductibility between metals in the interconnection process and solving the problem that the aluminum plugs are difficult to be realized after the size of device is reduced in the original process at the same time. The method can be widely applied in the processes for preparing semiconductor devices.

Description

The preparation of through-hole between metallic layers and fill method
Technical field
The present invention relates to the preparation and the fill method of through-hole between metallic layers in a kind of semiconductor manufacturing.
Background technology
In traditional semiconductor technology, all use tungsten plug technology to fill the through hole that connects usefulness between the double layer of metal.Adopting the purpose of tungsten plug technology, mainly is because adopt sputtering technology to finish preparation usually as the aluminum of metal connecting line, along with reducing of the size of through hole, owing to sputtering technology can't cause loose contact to the through hole depths by the sputtered aluminum that atomic weight is less; And the tungsten material can be realized by chemical vapor deposition method, and chemical vapor deposition method and even atomic layer deposition technology can satisfy the requirement of high-aspect-ratio, so all uses tungsten plug technology to fill the through hole that double layer of metal connects in the traditional handicraft.
Fig. 1 a to Fig. 1 e is that the technology of a concrete tungsten plug through hole (W-plug) connects the structural representation in the two metal layers preparation flow:
(1) after the lower metal etching of connecting through hole was finished, separator between depositing metal (intermetal dielectric) (was seen Fig. 1 a);
(2) adopt positive photoresist (positive photo resist) and through hole mask to carry out photoetching, define via hole image (seeing Fig. 1 b);
(3) dry etching intermetallic separator is prepared through hole (seeing Fig. 1 c);
(4) tungsten deposit, filling vias is to connect two metal layers (seeing figure d);
(5) with the smooth technology of chemical machinery (Chemical Mechanical Polishing), remove unnecessary tungsten (seeing Fig. 1 e) on the intermetallic separator, through hole is filled and is finished, and and then is the deposit of upper strata metal.
A defective of above-mentioned tungsten plug via process is: the conductance of tungsten is not high, so cause in the electromigration (EM) of the metal throuth hole of reality badly, also can cause bigger capacitance/resistance delay effect, and the difficulty of through hole fill process is bigger in the preparation.
Summary of the invention
The technical problem to be solved in the present invention provides a kind of preparation and fill method of through-hole between metallic layers, and prepared through hole packing material can effectively improve the conductance of through hole.
For solving the problems of the technologies described above, the preparation of through-hole between metallic layers of the present invention and fill method may further comprise the steps:
(1) after the lower metal etching is finished, deposit ground floor intermetallic isolation dielectric, and the step that forms when covering the lower metal etching;
(2) remove intermetallic isolation dielectric on the described lower metal with chemical-mechanical planarization technology;
(3) depositing metal aluminium lamination;
(4) utilize through hole reticle and negative photoresist photoetching, form the protective layer of via hole image;
(5) etching metal aluminium lamination is prepared the aluminium plug, makes through hole and fills;
(6) isolate dielectric between the deposit second layer metal, and the step of aluminium coating plug formation;
(7) remove aluminium intermetallic isolation dielectric beyond the Great Wall with chemical-mechanical planarization technology.
By the aluminium plug of preparing of the inventive method as the through hole filler, because the conductivity of aluminium will be much better than tungsten, so the conductivity of intermetallic interconnected technology is greatly improved.The problem that the aluminium plug is difficult to realize after the device dimensions shrink in original technology has been avoided and solved simultaneously to method of the present invention simultaneously.
Description of drawings
The present invention is further detailed explanation below in conjunction with accompanying drawing and embodiment:
Fig. 1 a is the structural representation after the intermetallic separator is filled in the common process;
Fig. 1 b is the structural representation of definition lead to the hole site in the common process;
Fig. 1 c is the structural representation that via etch is finished in the common process;
Fig. 1 d is the structural representation of tungsten plug deposit in the common process;
Fig. 1 e is the structural representation after the tungsten plug is made CMP and ground in the common process;
Fig. 2 is a method flow block diagram of the present invention;
Fig. 3 is the structural representation in the method preparation flow of the present invention.
Embodiment
Adopting present common aluminium in the present embodiment is the metal connecting line material, and the through hole that adopts negative photoresist and aluminium technology to make between the metal connecting layer is filled.To the flow chart of Fig. 2, be elaborated below in conjunction with the structural representation in the preparation flow of Fig. 3:
(1) after lower floor's aluminium lamination etching is finished, deposit ground floor intermetallic isolation dielectric (intermetal dielectric), thickness need cover the formed step of lower floor's aluminium lamination, guarantees that promptly the groove complete filling that lower floor's aluminium lamination etching is formed is full;
(2) adopt the smooth technology of chemical machinery (Chemical Mechanical Polishing), remove unnecessary separator dielectric on the lower metal face;
(3) another metal aluminium lamination of deposit on lower floor's aluminium lamination, as the through hole packing material, the depositing technics of aluminium is the most frequently used sputtering method;
(4) utilize the reticle and negative photoresist (the negative photo resist) photoetching of through hole, make the protective layer of via hole image;
(5) dry etching metal aluminium lamination is prepared the aluminium plug, in order to filling vias;
(6) isolate dielectric (inter metal dielectric) between the deposit second layer metal, thickness should guarantee the formed step of aluminium coating plug;
(7), remove the unnecessary isolation dielectric of aluminium beyond the Great Wall with the smooth technology of chemical machinery (Chemical Mechanical Polishing).
Preparation method of the present invention utilizes the aluminium plug to do intermetallic connecting through hole and fills, and has avoided W plug chemical mechanical planarization technology simultaneously; As everyone knows, the conductivity of aluminium will be much better than the conductivity of tungsten, and like this, the resistance of metal throuth hole greatly reduces, and the capacitance/resistance delay effect will obtain bigger improvement.

Claims (3)

1. the preparation of a through-hole between metallic layers and fill method is characterized in that, comprise the steps:
(1) after the lower metal etching is finished, deposit ground floor intermetallic isolation dielectric, the step that ground floor intermetallic isolation dielectric forms when covering the lower metal etching;
(2) remove intermetallic isolation dielectric on the described lower metal with chemical-mechanical planarization technology;
(3) removing the dielectric surface of separator unnecessary on the lower metal face another metal level of deposit again, its material is an aluminium;
(4) form the position of the connection of ground floor metal and second layer metal at needs, it is the position of ground floor via hole image, utilize the photolithography plate of through hole to carry out photolithographic exposure, after the negative photoresist exposure, the photoresist of the via hole image of exposure place is residual, do not have the photoresist of exposure to be developed removal, form the photoresist protective layer at ground floor via hole image place;
(5) etching metal aluminium lamination is prepared the aluminium plug, makes through hole and fills;
(6) isolate dielectric between the deposit second layer metal behind the formation metallic aluminium plug through hole, thickness guarantees the formed step of aluminium coating plug;
(7) remove aluminium intermetallic isolation dielectric beyond the Great Wall with chemical-mechanical planarization technology.
2. it is characterized in that in accordance with the method for claim 1: the etching technics of metal aluminium lamination is a dry etching in the described step (5).
3. it is characterized in that in accordance with the method for claim 1: the depositing technics of described metal aluminium lamination is a sputtering technology.
CN2007100941077A 2007-09-28 2007-09-28 Preparing method for through-hole between metallic layers and filling method Active CN101399219B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2007100941077A CN101399219B (en) 2007-09-28 2007-09-28 Preparing method for through-hole between metallic layers and filling method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2007100941077A CN101399219B (en) 2007-09-28 2007-09-28 Preparing method for through-hole between metallic layers and filling method

Publications (2)

Publication Number Publication Date
CN101399219A CN101399219A (en) 2009-04-01
CN101399219B true CN101399219B (en) 2011-11-02

Family

ID=40517655

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2007100941077A Active CN101399219B (en) 2007-09-28 2007-09-28 Preparing method for through-hole between metallic layers and filling method

Country Status (1)

Country Link
CN (1) CN101399219B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11749602B2 (en) * 2020-11-17 2023-09-05 International Business Machines Corporation Topological semi-metal interconnects

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1106043C (en) * 1997-03-31 2003-04-16 日本电气株式会社 Semiconductor device and fabrication process thereof
CN1778993A (en) * 2004-11-19 2006-05-31 中国科学院微电子研究所 High-precision sculpturing method of thick aluminium by dry method

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1106043C (en) * 1997-03-31 2003-04-16 日本电气株式会社 Semiconductor device and fabrication process thereof
CN1778993A (en) * 2004-11-19 2006-05-31 中国科学院微电子研究所 High-precision sculpturing method of thick aluminium by dry method

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
JP特开2000-269332A 2000.09.29

Also Published As

Publication number Publication date
CN101399219A (en) 2009-04-01

Similar Documents

Publication Publication Date Title
KR101130557B1 (en) Interconnect structure and process of making the same
KR100386622B1 (en) Method for forming dual-damascene interconnect structures
EP0905768A1 (en) A dual damascene process for metal layers and organic intermetal layers
US8927413B2 (en) Semiconductor structure and semiconductor fabricating process for the same
TWI462188B (en) Semiconductor devices having through-contacts and related fabrication methods
US8518825B1 (en) Method to manufacture trench-first copper interconnection
US20110291235A1 (en) Copper interconnection structure with mim capacitor and a manufacturing method thereof
US20090160064A1 (en) Semiconductor device and method for manufacturing the device
CN102969273A (en) Forming method of copper Damascus interconnection structure with air gaps
JP2006100571A (en) Semiconductor device and its manufacturing method
CN101399219B (en) Preparing method for through-hole between metallic layers and filling method
TWI288459B (en) A dual-damascene process for manufacturing semiconductor device
US6194307B1 (en) Elimination of copper line damages for damascene process
JP5276289B2 (en) High aspect ratio via etching
JP2001053151A (en) Semiconductor integrated circuit device and manufacturing method of the same
US10395978B2 (en) Method of patterning target layer
TW544857B (en) Manufacturing method of dual damascene structure
KR20020055153A (en) Method for forming metal line using dual damascene
KR100458594B1 (en) Fabrication method of semiconductor device
JP2004039724A (en) Semiconductor device and its manufacturing method
US8691690B2 (en) Contact formation method incorporating preventative etch step reducing interlayer dielectric material flake defects
KR101069167B1 (en) Method for forming metal line of semiconductor device
KR100744236B1 (en) Method for manufacturing dual damascene pattern
KR100523655B1 (en) Method for forming dual-damascene pattern in a semiconductor device
TW594925B (en) Method of fabricating metal interconnects and method of filling openings

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING

Free format text: FORMER OWNER: HUAHONG NEC ELECTRONICS CO LTD, SHANGHAI

Effective date: 20140108

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 201206 PUDONG NEW AREA, SHANGHAI TO: 201203 PUDONG NEW AREA, SHANGHAI

TR01 Transfer of patent right

Effective date of registration: 20140108

Address after: 201203 Shanghai city Zuchongzhi road Pudong New Area Zhangjiang hi tech Park No. 1399

Patentee after: Shanghai Huahong Grace Semiconductor Manufacturing Corporation

Address before: 201206 Jinqiao Road, Pudong New Area Jinqiao Export Processing Zone, Shanghai, 1188

Patentee before: Shanghai Huahong NEC Electronics Co., Ltd.