CN101286758B - Method and apparatus to determine delay of uplink channel - Google Patents

Method and apparatus to determine delay of uplink channel Download PDF

Info

Publication number
CN101286758B
CN101286758B CN200810094245XA CN200810094245A CN101286758B CN 101286758 B CN101286758 B CN 101286758B CN 200810094245X A CN200810094245X A CN 200810094245XA CN 200810094245 A CN200810094245 A CN 200810094245A CN 101286758 B CN101286758 B CN 101286758B
Authority
CN
China
Prior art keywords
cpri
synchronizing signal
frame synchronizing
sampling filter
counter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN200810094245XA
Other languages
Chinese (zh)
Other versions
CN101286758A (en
Inventor
苏健
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Honor Device Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Priority to CN200810094245XA priority Critical patent/CN101286758B/en
Publication of CN101286758A publication Critical patent/CN101286758A/en
Priority to PCT/CN2009/071269 priority patent/WO2009129724A1/en
Application granted granted Critical
Publication of CN101286758B publication Critical patent/CN101286758B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W24/00Supervisory, monitoring or testing arrangements
    • H04W24/08Testing, supervising or monitoring using real traffic

Abstract

The embodiment of the invention discloses a method for determining the delay of an upstream channel and a device thereof. The method for determining the delay of the upstream channel includes the determination of the sampling phase of a first-level sampling filter after an analog-digital converter (ADC), the synchronous binding of the sampling phase of the first-level sampling filter and the synchronous signal of the downstream frame of a common public radio interface (CPRI) and the synchronous binding of the synchronous signal of the upstream frame of the CPRI and the synchronous signal of the downstream frame of the CPRI. By the fixing of the sampling phase of the first-level sampling filter after the ADC by the synchronous signal of the downstream frame of the CPRI, the embodiment of the invention can definitely determine the delay of the upstream channel for the CPRI and increase the accuracy of the measurement of the delay of a wideband code division multiple access (WCDMA) system; the upstream search of WCDMA increases the accuracy of the length of a search window.

Description

A kind of method and apparatus of delay of definite data feedback channel
Technical field
The embodiment of the invention relates to wireless communication technology field, particularly a kind of method and apparatus of delay of definite data feedback channel.
Background technology
The base station system of WCDMA (Wideband Code Division Multiple Access, Wideband Code Division Multiple Access (WCDMA)) mainly is made up of BBU (Base Band Unit, base station baseband unit) and RRU (Radio RemoteUnit, Remote Radio Unit) two parts.
Couple together by a CPRI (Common Public Radio Interface, common public radio interface) between BBU and the RRU.Wherein, CPRI is a kind of high-speed interface of full duplex, can transmit baseband signal in real time at the transmitting-receiving both direction.By WCDMA agreement regulation, the direction from BBU flows to RRU is called down direction; Flow to the direction of BBU from RRU, be called up direction.
Therefore, the intermediate frequency process chip mainly is divided into two parts, comprises up intermediate-frequency channel and descending intermediate-frequency channel.Wherein, up intermediate-frequency channel mainly realizes taking out the function of value filtering, and descending intermediate-frequency channel is mainly realized the function of filtering interpolation.
Up intermediate-frequency channel is through NCO (Numeric Control Oscilla tor, digital controlled oscillator) after the mixing, the back is exactly one group of sampling filter: CIC (Cascaded Intergrator Comb, cascaded integrator-comb) sampling filter, partly be with sampling filter, matched filter etc., be then add make an uproar, Interference Detection and elimination and DAGC functional modules such as (Delayed Automatic Gain Control postpone automatic gain control).
In the WCDMA system, spreading rate is 3.84Mbps, is called 1x (1 times of fast signal).From the CIC sampling filter, partly be with sampling filter to matched filter, with data rate (for example: 32x) drop to 2x speed from clock rate, carry out automatic gain control by DAGC at last, adjust to output signal on the specified power after, send to the CPRI interface.
In realizing process of the present invention, the inventor finds that there is following problem at least in prior art: after each RRU powers on, because the CIC sampling filter may be at 4 enterprising line samplings of sample phases, therefore in each system start-up, perhaps reconfigure after the data feedback channel, the delay error that may cause this RRU upward signal is 1 chip, thereby can not determine the delay of data feedback channel, has had a strong impact on the performance of upward signal.
Summary of the invention
The embodiment of the invention provides a kind of method and apparatus of delay of definite data feedback channel, to realize clearly determining the delay of data feedback channel, improves the accuracy that the WCDMA system delay is measured.
For achieving the above object, the embodiment of the invention provides a kind of method of delay of definite data feedback channel on the one hand, comprising: the sample phases of determining first order sampling filter behind the analog to digital converter ADC;
The sample phases of described first order sampling filter and the downlink frame synchronizing signal of common public radio interface CPRI are bound synchronously, described synchronous binding comprises: after detecting the downlink frame synchronizing signal of described CPRI, with the counter O reset of described first order sampling filter;
The uplink frame synchronizing signal of described CPRI and the downlink frame synchronizing signal of described CPRI are bound synchronously, described synchronous binding comprises: at described CPR worker place counter is set, after detecting the downlink frame synchronizing signal of described CPRI, with the counter O reset of described CPRI uplink frame synchronizing signal;
To be filled in the uplink frame of described CPRI through the data after the sampling filter sampling at different levels behind the described ADC.
On the other hand, the embodiment of the invention also provides a kind of device of delay of definite data feedback channel, comprising:
The phase place determination module is used for determining the sample phases of first order sampling filter behind the analog to digital converter ADC;
Synchronous binding module, being used for the sample phases of the first order sampling filter that described phase place determination module is definite and the downlink frame synchronizing signal of common public radio interface CPRI binds synchronously, described synchronous binding comprises: after detecting the downlink frame synchronizing signal of described CPRI, with the counter O reset of described first order sampling filter;
The frame synchronization binding module is used for the uplink frame synchronizing signal of described CPRI and the downlink frame synchronizing signal of described CPRI are bound synchronously, and described frame synchronization binding module also comprises: counter is provided with submodule, is used at described CPRI place counter being set; Frame counter zero clearing submodule is used for after detecting the downlink frame synchronizing signal of described CPRI, and the counter O reset that described counter is provided with the CPRI uplink frame synchronizing signal that submodule is provided with is described;
Packing module is used for and will be filled into the uplink frame of described CPRI through the data after the sampling filter sampling at different levels behind the described ADC.
Compared with prior art, the embodiment of the invention has the following advantages: the embodiment of the invention with ADC after the sample phases of first order sampling filter and the downlink frame synchronizing signal of CPRI bind synchronously, and the uplink frame synchronizing signal of CPRI and the downlink frame synchronizing signal of CPRI bound synchronously, thereby the sample phases of this first order sampling filter is fixed, and then can clearly determine the delay of data feedback channel, increased the accuracy that the WCDMA system delay is measured.
Description of drawings
Fig. 1 is embodiment of the invention sampling filtering system structural representation;
Fig. 2 determines the flow chart of method of the delay of data feedback channel for the embodiment of the invention;
Fig. 3 is that sampling of embodiment of the invention CIC sampling filter and data are filled schematic diagram;
Fig. 4 determines the structure chart of device of the delay of data feedback channel for the embodiment of the invention.
Embodiment
The embodiment of the invention provides a kind of method of delay of definite data feedback channel, downlink frame synchronizing signal by CPRI is ADC (Analog to Digital Converter fixedly, analog to digital converter) sample phases of back first order sampling filter, for CPRI, can clearly determine the delay of data feedback channel, increase the accuracy that the WCDMA system delay is measured; For the last line search of WCDMA, increased the long accuracy of search window.
As shown in Figure 1, be embodiment of the invention sampling filtering system structural representation.As seen from Figure 1, the signal of ADC output enters up intermediate-frequency channel through DDC (Digital Down Converter, digital down converter), and then the dateout of up intermediate-frequency channel is filled in the uplink frame of CPRI.Wherein, up intermediate-frequency channel is made up of a series of sampling filter cascades, and the sampling coefficient of every grade of sampling filter may be different, is used for the high data rate low-rate data of sampling, for example: with the 32x speed data of the ADC output 1x speed data of sampling.In the embodiment of the invention, first order sampling filter is the CIC sampling filter behind the ADC.
The embodiment of the invention is bound the sample phases of CIC sampling filter and the downlink frame synchronizing signal of CPRI synchronously, simultaneously the uplink frame synchronizing signal of CPRI and the downlink frame synchronizing signal of CPRI are bound synchronously, shown in dotted arrow among Fig. 1, thereby the sample phases of CIC sampling filter is fixed.As shown in Figure 2, the process of the delay of above-mentioned definite data feedback channel specifically may further comprise the steps:
Step S201 determines the sample phases of first order sampling filter behind the ADC.First order sampling filter can be the convenience sampling filter behind the ADC, but in embodiments of the present invention, first order sampling filter is the CIC sampling filter behind the ADC, as shown in Figure 1.
Step S202 binds the sample phases of first order sampling filter and the downlink frame synchronizing signal of CPRI synchronously, makes the downlink frame synchronizing signal of the sample phases of first order sampling filter and CPRI synchronous.Be specifically as follows:
When detecting the downlink frame synchronizing signal of CPRI, with the counter O reset of first order sampling filter.
Step S203 binds the uplink frame synchronizing signal of CPRI and the downlink frame synchronizing signal of described CPRI synchronously.
When the downlink frame synchronizing signal of the sample phases of first order sampling filter and CPRI is bound synchronously or afterwards, the uplink frame synchronizing signal of CPRI and the downlink frame synchronizing signal of this CPRI are bound synchronously, make the downlink frame synchronizing signal of the uplink frame synchronizing signal of CPRI and this CPRI synchronous, as shown in Figure 3.
Wherein, the downlink frame synchronizing signal of the uplink frame synchronizing signal of CPRI and CPRI is bound synchronously be specifically as follows: at the CPRI place counter is set, after detecting the downlink frame synchronizing signal of CPRI, the counter O reset of CPRI uplink frame synchronizing signal.
After the downlink frame synchronizing signal of the sample phases of first order sampling filter and CPRI is bound synchronously, to be filled in the uplink frame of CPRI through the data after the sampling filter sampling at different levels behind the ADC, pass through the embodiment of the invention, the data that extract at CIC sample position 1 place, finally be filled in the uplink frame of CPRI the position as shown in Figure 3.At this moment because the downlink frame synchronizing signal of the sample phases of first order sampling filter and CPRI is synchronous, the uplink frame synchronizing signal of CPRI and the downlink frame synchronizing signal of this CPRI are synchronous, so the sample phases of first order sampling filter uplink frame synchronizing signal just certain and CPRI is synchronous.Therefore, the position that is filled into through the data after the sampling filters sampling at different levels behind the ADC in the uplink frame of CPRI is fixed, thereby can clearly determine the delay of data feedback channel.
The method of the delay of definite data feedback channel that the embodiment of the invention provides, downlink frame synchronizing signal by CPRI is the sample phases of first order sampling filter behind the ADC fixedly, and make the downlink frame synchronizing signal of the uplink frame synchronizing signal of CPRI and CPRI synchronous, thereby make the uplink frame synchronizing signal of the sample phases of first order sampling filter and CPRI synchronous.For CPRI, can clearly determine the delay of data feedback channel, increased the accuracy that the WCDMA system delay is measured; For the last line search of WCDMA, increased the long accuracy of search window.
As shown in Figure 4, determine the structure chart of device of the delay of data feedback channel for the embodiment of the invention, comprising:
Phase place determination module 41 is used for determining the sample phases of first order sampling filter behind the ADC;
Synchronous binding module 42 is used for the sample phases of first order sampling filter that phase place determination module 41 is determined and the downlink frame synchronizing signal of CPRI and binds synchronously;
Frame synchronization binding module 43 is used for the uplink frame synchronizing signal of CPRI and the downlink frame synchronizing signal of CPRI are bound synchronously.
Wherein, binding module 42 can comprise synchronously:
Zero clearing submodule 421 is used for after detecting the downlink frame synchronizing signal of CPRI, with the counter O reset of first order sampling filter.
Wherein, frame synchronization binding module 43 can comprise:
Counter is provided with submodule 431, is used at the CPRI place counter being set;
Frame counter zero clearing submodule 432 is used for after detecting the downlink frame synchronizing signal of CPRI, counter is provided with the counter O reset of the CPRI uplink frame synchronizing signal of submodule 431 settings.
Should determine that the device of the delay of data feedback channel can also comprise: packing module 44 is used for and will be filled into the uplink frame of described CPRI through the data after the sampling filter sampling at different levels behind the ADC.
Above-mentioned module can be distributed in a device, also can be distributed in multiple arrangement.Above-mentioned module can be merged into a module, also can further split into a plurality of submodules.
The device of the delay of definite data feedback channel that the embodiment of the invention provides, synchronously the sample phases of first order sampling filter and the downlink frame synchronizing signal of CPRI are bound synchronously behind binding module 42 the ADC that phase place determination module 41 is determined, frame synchronization binding module 43 is bound the uplink frame synchronizing signal of CPRI and the downlink frame synchronizing signal of CPRI synchronously, thereby makes the uplink frame synchronizing signal of the sample phases of first order sampling filter and CPRI synchronous.For CPRI, can clearly determine the delay of data feedback channel, increased the accuracy that the WCDMA system delay is measured; For the last line search of WCDMA, increased the long accuracy of search window.
Through the above description of the embodiments, those skilled in the art can be well understood to the present invention and can realize by hardware, also can realize based on such understanding by the mode that software adds necessary general hardware platform, technical scheme of the present invention can embody with the form of software product, it (can be CD-ROM that this software product can be stored in a non-volatile memory medium, USB flash disk, portable hard drive etc.) in, comprise that some instructions are with so that a computer equipment (can be a personal computer, server, the perhaps network equipment etc.) carry out the described method of each embodiment of the present invention.
It will be appreciated by those skilled in the art that accompanying drawing is the schematic diagram of a preferred embodiment, module in the accompanying drawing or flow process might not be that enforcement the present invention is necessary.
It will be appreciated by those skilled in the art that the module in the device among the embodiment can be distributed in the device of embodiment according to the embodiment description, also can carry out respective change and be arranged in the one or more devices that are different from present embodiment.The module of the foregoing description can be merged into a module, also can further split into a plurality of submodules.
More than disclosed only be several specific embodiment of the present invention, still, the present invention is not limited thereto, any those skilled in the art can think variation all should fall into protection scope of the present invention.

Claims (4)

1. the method for the delay of a definite data feedback channel is characterized in that, comprising:
Determine the sample phases of analog to digital converter (ADC) back first order sampling filter;
The sample phases of described first order sampling filter and the downlink frame synchronizing signal of common public radio interface (CPRI) are bound synchronously, described synchronous binding comprises: after detecting the downlink frame synchronizing signal of described CPRI, with the counter O reset of described first order sampling filter;
The uplink frame synchronizing signal of described CPRI and the downlink frame synchronizing signal of described CPRI are bound synchronously, described synchronous binding comprises: at described CPRI place counter is set, after detecting the downlink frame synchronizing signal of described CPRI, with the counter O reset of described CPRI uplink frame synchronizing signal;
To be filled in the uplink frame of described CPRI through the data after the sampling filter sampling at different levels behind the described ADC.
2. determine the method for the delay of data feedback channel according to claim 1, it is characterized in that first order sampling filter is a cascaded integrator-comb CIC sampling filter behind the described ADC.
3. the device of the delay of a definite data feedback channel is characterized in that, comprising:
The phase place determination module is used for determining analog to digital converter (ADC) sample phases of first order sampling filter afterwards;
Synchronous binding module, being used for the sample phases of the first order sampling filter that described phase place determination module is definite and the downlink frame synchronizing signal of common public radio interface (CPRI) binds synchronously, described synchronous binding comprises: after detecting the downlink frame synchronizing signal of described CPRI, with the counter O reset of described first order sampling filter;
The frame synchronization binding module is used for the uplink frame synchronizing signal of described CPRI and the downlink frame synchronizing signal of described CPRI are bound synchronously, and described frame synchronization binding module comprises: counter is provided with submodule, is used at described CPRI place counter being set; Frame counter zero clearing submodule is used for after detecting the downlink frame synchronizing signal of described CPRI, and the counter O reset that described counter is provided with the CPRI uplink frame synchronizing signal that submodule is provided with is described;
Packing module is used for and will be filled into the uplink frame of described CPRI through the data after the sampling filter sampling at different levels behind the described ADC.
4. as the device of the delay of definite data feedback channel as described in the claim 3, it is characterized in that described synchronous binding module comprises:
The zero clearing submodule is used for after detecting the downlink frame synchronizing signal of described CPRI, with the counter O reset of described first order sampling filter.
CN200810094245XA 2008-04-23 2008-04-23 Method and apparatus to determine delay of uplink channel Active CN101286758B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN200810094245XA CN101286758B (en) 2008-04-23 2008-04-23 Method and apparatus to determine delay of uplink channel
PCT/CN2009/071269 WO2009129724A1 (en) 2008-04-23 2009-04-15 Uplink channel delay confirming method and device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN200810094245XA CN101286758B (en) 2008-04-23 2008-04-23 Method and apparatus to determine delay of uplink channel

Publications (2)

Publication Number Publication Date
CN101286758A CN101286758A (en) 2008-10-15
CN101286758B true CN101286758B (en) 2011-09-14

Family

ID=40058754

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200810094245XA Active CN101286758B (en) 2008-04-23 2008-04-23 Method and apparatus to determine delay of uplink channel

Country Status (2)

Country Link
CN (1) CN101286758B (en)
WO (1) WO2009129724A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101286758B (en) * 2008-04-23 2011-09-14 华为技术有限公司 Method and apparatus to determine delay of uplink channel
CN102739575B (en) * 2012-06-28 2015-08-19 西安空间无线电技术研究所 A kind of great dynamic range method for capturing carrier
CN103546412A (en) * 2012-07-11 2014-01-29 华为技术有限公司 Data transmission method and data transmission system

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1801667A (en) * 2006-01-24 2006-07-12 京信通信技术(广州)有限公司 TD-SCDMA repeater system for third generation mobile communication system
CN1859040A (en) * 2006-03-31 2006-11-08 华为技术有限公司 Delay fixed cascade network and its node binding method

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7729670B2 (en) * 2006-09-29 2010-06-01 Broadcom Corporation Method and system for minimizing power consumption in a communication system
CN101286758B (en) * 2008-04-23 2011-09-14 华为技术有限公司 Method and apparatus to determine delay of uplink channel

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1801667A (en) * 2006-01-24 2006-07-12 京信通信技术(广州)有限公司 TD-SCDMA repeater system for third generation mobile communication system
CN1859040A (en) * 2006-03-31 2006-11-08 华为技术有限公司 Delay fixed cascade network and its node binding method

Also Published As

Publication number Publication date
WO2009129724A1 (en) 2009-10-29
CN101286758A (en) 2008-10-15

Similar Documents

Publication Publication Date Title
KR100944449B1 (en) Multiple analog and digital downconversion
WO2004059864A1 (en) Method and device to maintain synchronization tracking in tdd wireless communication
CN101512917A (en) Communication receiver with multiplexing of received signal, for receive space diversity
CN101500254A (en) Smart antenna performance test method, apparatus and system
CN103532585A (en) Automatic gain control method and automatic gain control device
CN101286758B (en) Method and apparatus to determine delay of uplink channel
CN100428646C (en) Method and apparatus for chip-rate processing in a CDMA system
JP2000216708A (en) Synchronization acquisition apparatus and its method
US20100317358A1 (en) Receiving apparatus, base station apparatus, and synchronization timing detection method
EP0957594A2 (en) Code division multiple access mobile communication system.
CN100459764C (en) Method and system for estimating and regulating mobile terminal frequency deviation
KR101811221B1 (en) method for processing WCDMA signal timing offset for signal analyzing equipment
EP1334565B1 (en) Ensuring maximum rake output whilst avoiding fat fingers
CN100557992C (en) The method and apparatus that is used for initial synchronisation in the time division duplexing synchronous CDMA system
US7068708B2 (en) Method and receiving unit for demodulating a multi-path signal
CN106301644A (en) A kind of method and apparatus of voice synchronous
US20020163957A1 (en) Code division multiple access (CDMA) code timing tracking apparatus
CN101499844B (en) Frequency synchronization method for WCDMA system downlink receiver
US7978786B2 (en) Apparatus and method for quantization in digital communication system
US20070288666A1 (en) Apparatus of Computations and Communications Design on Cellular PC Modem
CN106788586B (en) A kind of small region search method of the cell searching system based on FPGA platform TD-SCDMA
CN102195702A (en) Multimode repeater and implementation method therefore
CN103391140B (en) The power detecting method of CDMA2000 and EVDO mixed signal and system
Nussbaum et al. Open platform for prototyping of advanced software defined radio and cognitive radio techniques
EP1135885B1 (en) A receiver and method of receiving for an fdma/tdma radio system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20210421

Address after: Unit 3401, unit a, building 6, Shenye Zhongcheng, No. 8089, Hongli West Road, Donghai community, Xiangmihu street, Futian District, Shenzhen, Guangdong 518040

Patentee after: Honor Device Co.,Ltd.

Address before: 518129 Bantian HUAWEI headquarters office building, Longgang District, Guangdong, Shenzhen

Patentee before: HUAWEI TECHNOLOGIES Co.,Ltd.