CN101246462A - Periphery communication interface extension device and method - Google Patents
Periphery communication interface extension device and method Download PDFInfo
- Publication number
- CN101246462A CN101246462A CNA2008100863636A CN200810086363A CN101246462A CN 101246462 A CN101246462 A CN 101246462A CN A2008100863636 A CNA2008100863636 A CN A2008100863636A CN 200810086363 A CN200810086363 A CN 200810086363A CN 101246462 A CN101246462 A CN 101246462A
- Authority
- CN
- China
- Prior art keywords
- chip microcomputer
- data
- main control
- interface
- external interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
Provided is an expansion apparatus and method of external communication interface. The apparatus includes a master control processor and a single chip microcomputer connected to SPI external interface of the master control processor with which the single chip microcomputer communicates via the SPI external interface by SPI communication mode. The invention proves an effective cost-saving expansion, a decrease in the number of used devices and an improvement in system design flexibility.
Description
Technical field
The present invention relates to communication, system peripherals communication peripheral hardware is resource-constrained in the control field, needs the field of expansion, particularly, relates to the expanding unit and the method for periphery communication interface.
Background technology
Along with the raising day by day of system constructing complexity and reliability requirement, need to control, the system peripheral of communication and monitoring is also corresponding increases suddenly.
The main control processor of main flow on the market is (as ARM ((Advanced RISCMachines, senior reduced instruction set computer equipment) processor) overwhelming majority all is equipped with function and comparatively complete control and the PORT COM of classification, as standard modem (Modem) interface, serial 485 interfaces, serial 232 interfaces, USB (universal serial bus) (Universal SerialBus, be called for short USB) interface, universal serial bus (Inter-Integrated Circuit, be called for short IIC) interface, Ethernet media address control (Media Access Control, be called for short MAC) interface etc., quantity required is slightly variant according to system requirements.But, for the main control processor of relative low side,, it is used in comparatively complicated, as can't to satisfy the system peripheral structure when needing monitoring peripheral hardware system with more usually requirement in order to save cost.In this case, usually the method that adopts is the proprietary extensions chip that increases the corresponding interface, as many serial ports expansion chip, can realize that universal asynchronous receiving-transmitting (UniversalAsynchronous Receiver/Transmitter the abbreviates UART as) serial ports expansion with a higher baud rate is several lower UART serial ports.
But the said method cost is higher, proprietary extensions chip price costliness, and therefore, taking cost into account, method used in the prior art is not suitable for the too much occasion of PORT COM classification that needs expansion.
Summary of the invention
The objective of the invention is to propose a kind of device and method of expanding system periphery communication interface, to reduce the expansion cost, to reduce the device usage quantity at the higher defective of expansion periphery communication interface cost in the correlation technique.
For achieving the above object, according to an aspect of the present invention, provide a kind of expanding unit of periphery communication interface.
Expanding unit according to the periphery communication interface of the embodiment of the invention comprises: main control processor and with Serial Peripheral Interface (the Serial PeripheralInterface of main control processor outside, abbreviation SPI) single-chip microcomputer that interface connects, single-chip microcomputer communicates via SPI external interface and main control processor by the SPI communication mode.
In the expanding unit according to the embodiment of the invention, main control processor sends to the external interface of single-chip microcomputer by the SPI interface with data, and single-chip microcomputer will send to the SPI external interface of main control processor from the data that its external interface receives.
Above-mentioned expanding unit according to the embodiment of the invention can also comprise: one or more expansion communication interface chips, be connected with the external interface of single-chip microcomputer, and be used for carrying out communication by the external interface and the main control processor of single-chip microcomputer.
Further, above-mentioned expanding unit according to the embodiment of the invention can also comprise: one or more level transferring chip, be connected with external interface and one or more expansion communication interface chip of single-chip microcomputer, the external interface level conversion that is used for single-chip microcomputer is the level of one or more expansion communication interface chips.
Wherein, main control processor can be senior reduced instruction set computer equipment (Advanced RISCMachines is called for short ARM) processor SAM7X256, and single-chip microcomputer can be ATMEGA162.
For achieving the above object, according to another aspect of the present invention, provide a kind of extended method of periphery communication interface.
In extended method according to the periphery communication interface of the embodiment of the invention, main control processor is linked to each other with single-chip microcomputer by the SPI interface, comprising: main control processor sends to comprise to control to identify to single-chip microcomputer by the SPI interface and reaches functional configuration parameter control information; Single-chip microcomputer carries out functional configuration according to the functional configuration parameter in the control information to the external interface of single-chip microcomputer; Main control processor sends to single-chip microcomputer and comprises operation mark and treat the data message of service data what the external interface of single-chip microcomputer was operated; Single-chip microcomputer resolution data information, pairing operation will treat that service data sends to the external interface of single-chip microcomputer according to operation mark; The data that single-chip microcomputer will obtain from the external interface of single-chip microcomputer send to main control processor by the SPI interface.
Wherein, main control processor sends to single-chip microcomputer by the SPI interface and comprises the control sign and functional configuration parameter control information comprises: main control processor in the functional configuration parameter, be provided with following one of at least: the selection information of single-chip microcomputer external interface, baud rate, data bits, verification figure place, position of rest; Main control processor sends to single-chip microcomputer by the SPI interface and comprises control sign and functional configuration parameter control information.
Accordingly, single-chip microcomputer carries out functional configuration according to the configuration parameter in the control information to the external interface of single-chip microcomputer and comprises: single-chip microcomputer is selected the serial port of single-chip microcomputer correspondence, baud rate, data bits, verification figure place and the position of rest of configuration serial port according to the functional configuration parameter.
Wherein, above-mentioned main control processor sends to single-chip microcomputer and comprises operation mark and treat that the data message of service data comprises what the external interface of single-chip microcomputer was operated: main control processor in operation mark, be provided with following one of at least: the external interface information of the single-chip microcomputer of data manipulation mode information, selection operation and treat the data length information of service data; Main control processor sends the data message that comprises operation mark and treat service data to single-chip microcomputer.
Wherein, above-mentioned single-chip microcomputer resolution data information, pairing operation will treat that the operation that service data sends to the external interface of single-chip microcomputer comprises according to operation mark: single-chip microcomputer resolution data information, obtain data manipulation mode information, selection operation single-chip microcomputer external interface information, data length and treat service data; Single-chip microcomputer will treat that according to the mode information of data manipulation service data sends to the external interface of external interface information correspondence of the single-chip microcomputer of selection operation.
The method and apparatus of the above embodiment of the present invention is with the expansion of main control processor by the plug-in chip microcontroller system peripherals of SPI interface communication interface, do not need special-purpose extended chip, the expansion cost be can effectively save, device usage quantity and printed circuit board (PCB) (PrintedCircuit Board reduced, be called for short PCB) area, improve the flexibility ratio of system design, and increase the extended capability of system to a certain extent.By the method and apparatus of the above embodiment of the present invention, can believe the expansion of interface and storage space etc. as standard Modem serial line interface, RS232 serial line interface, RS485 string by the expansion of the multi-class communication port of plug-in chip microcontroller single-chip.
Other features and advantages of the present invention will be set forth in the following description, and, partly from instructions, become apparent, perhaps understand by implementing the present invention.Purpose of the present invention and other advantages can realize and obtain by specifically noted structure in the instructions of being write, claims and accompanying drawing.
Description of drawings
Accompanying drawing is used to provide further understanding of the present invention, and constitutes the part of instructions, is used from explanation the present invention with embodiments of the invention one, is not construed as limiting the invention.In the accompanying drawings:
Fig. 1 is the application system block diagram according to the expanding unit of the periphery communication interface of the embodiment of the invention;
Fig. 2 is the block diagram that is connected according to the key interface of the main control processor in the expanding unit of the periphery communication interface of the embodiment of the invention and single-chip microcomputer;
Fig. 3 is the process flow diagram according to the extended method of the periphery communication interface of the embodiment of the invention.
Embodiment
Below in conjunction with accompanying drawing the preferred embodiments of the present invention are described, should be appreciated that preferred embodiment described herein only is used for description and interpretation the present invention, and be not used in qualification the present invention.
Device embodiment
Fig. 1 is the application system block diagram according to the expanding unit of the periphery communication interface of the embodiment of the invention.As shown in Figure 1, present embodiment comprises main control processor 102, single-chip microcomputer 104, wherein, main control processor 102 peripheral interfaces have Modem external interface, RS485 external interface, SPI external interface and debugging (Debug) interface, and main control processor 102 links to each other with single-chip microcomputer 104 by the SPI external interface; Single-chip microcomputer 104 communicates by SPI communication mode and main control processor 102, to send to the external interface (the Modem interface of single-chip microcomputer 104 as shown in Figure 1 and RS485 interface) of single-chip microcomputer 104 from the data that main control processor 102 receives, and the data that will receive from the Modem interface or the RS485 interface of single-chip microcomputer 104 send to main control processor 102 by the SPI communication mode.
Particularly, can also connect one or more expansion communication interface chips in the outside of single-chip microcomputer in succession, external interface and main control processor by single-chip microcomputer carry out communication.
As shown in Figure 1, expanding unit according to the embodiment of the invention can also comprise one or more level transferring chip, as MAX3232 or MAX3485 level transferring chip etc., it is connected with external interface and one or more expansion communication interface chip of single-chip microcomputer 104, and the external interface level conversion that is used for single-chip microcomputer 104 is the level of expansion communication interface chip.Demand difference according to system can increase, delete the number of expansion communication interface chip and level transferring chip.
Fig. 2 is connected block diagram according to main control processor in the device of the expansion periphery communication interface of the embodiment of the invention with the single-chip microcomputer key interface.
Present embodiment is arm processor SAM7X256 with the main control processor, single-chip microcomputer is that ATMEGA162 is that example is given an example, those skilled in the art should understand, main control processor can be for other peripheral hardwares that need monitor are more arbitrarily, and system can't satisfy the low side processor model that peripheral hardware makes up requirement, and single-chip microcomputer can be for having the single-chip microcomputer model that satisfies main control processor expansion demand of SPI interface arbitrarily.
The present embodiment extended mode adopts single chip computer AT MEGA162 to realize.As shown in Figure 2, this SPI interface adopts standard 4 line SPI communication modes to carry out the data transparency transmission.For ease of the reliability of software programming and transmission, increase the hardware handshaking that control and look-at-me realize master-slave communication.SPI signal of communication line mainly comprises: SPI chip selection signal (NPCS), SPI clock signal (SPCK), data input signal (MOSI), data output signal (MISO), reception look-at-me (IRQ), order and data select signal (CMD).Need to be connected in series current limliting and isolation resistance between the respective signal interface.Wherein, IRQ is principal and subordinate's machine handshake, low level is effective, when having data to upload, passes through by single-chip microcomputer (hereinafter to be referred as slave) this signalisation main control processor (hereinafter to be referred as main frame), this signal is generally high level (logical one), produce low pulse output (logical zero) when slave has data, the low pulse retention time is not less than 5 μ S; CMD is order and data select signal, and high level (logical one) expression main frame carries out command operation by SPI to slave, and low level (logical zero) expression main frame carries out data manipulation by SPI to slave.Realize the hardware handshaking of communicating by letter between main frame and the slave by above connected mode.
Below in conjunction with Fig. 1 and Fig. 2 the expanding unit/method of the periphery communication interface of the embodiment of the invention is illustrated: built-in two universal synchronous of ATMEGA162 and asynchronous serial transmitting-receiving (Universal Serial Asynchronous Receiver/Transmitter, be called for short USART) control port: USAR0 and USAR1, can be operated in RS232 pattern and RS485 pattern, reception (RX) is provided when being operated in the RS232 pattern and send (TX) signal of communication; When needing external all fronts Modem, can adopt by carrying out the pattern (Programming Input/Output Mode abbreviates PIO as) that input/output end port carries out exchanges data, i.e. remaining control of PIO pattern simulation and handshake.Adopt the SPI master-slave communication between main control processor SAM7X256 and the ATMEGA162, information transmission mode adopts transparent transmission.
For downlink, the data (comprising check information) that it is good that main control processor SAM7X256 will pack, cooperate corresponding SPI control protocol and control signal, be sent to ATMEGA162 by the SPI interface, directly send to corresponding PORT COM USAR0 or USAR1 behind the data check that ATMEGA162 will receive from the SPI interface; For up-link, ATMEGA162 cooperates the data (comprising check information) that USAR0 or USAR1 PORT COM receive with corresponding SPI control protocol and control signal, is sent to the SPI interface of SAM7X256.
By can realize the two-way serial communication of USAR0 or USAR1 and SAM7X256 with upper type, promptly realize the expansion of SAM7X256 serial ports.
The foregoing description for exemplifying example explanation, but in the practical operation, can also be expanded other communication interface by single-chip microcomputer with the serial ports by single-chip microcomputer expansion main control processor.
Method embodiment
Fig. 3 is the method embodiment process flow diagram according to expansion periphery communication interface of the present invention, as shown in Figure 3, comprising:
Step 301: main control processor sends to comprise to control to identify to single-chip microcomputer by the SPI interface and reaches functional configuration parameter control information;
Step 302: single-chip microcomputer carries out functional configuration according to the functional configuration parameter in the control information to the external interface of single-chip microcomputer;
Step 303: main control processor sends to single-chip microcomputer and comprises operation mark and treat the data message of service data what the external interface of single-chip microcomputer was operated;
Step 304: single-chip microcomputer resolution data information, pairing operation will treat that service data sends to the external interface of single-chip microcomputer according to operation mark;
Step 305: the data that single-chip microcomputer will obtain from the external interface of single-chip microcomputer send to main control processor by the SPI interface.
Synoptic diagram below in conjunction with Fig. 2 embodiment device, embodiment describes to the inventive method, realize that main control processor communicates by letter with SPI between the single-chip microcomputer, need to add shaking hands the reliable transmission with data communication that some necessary control signals and control protocol realize main control processor and single-chip microcomputer.
Adopt following SPI interface host-host protocol to guarantee reliability of data transmission among the inventive method embodiment.Wherein, main control processor comprises to the operation that the single-chip microcomputer transmission comprises control sign and functional configuration parameter control information by the SPI interface:
Main control processor in the functional configuration parameter, be provided with following one of at least: the selection information of single-chip microcomputer external interface, baud rate, data bits, verification figure place, position of rest; Main control processor sends to single-chip microcomputer by the SPI interface and comprises control sign and functional configuration parameter control information.
Particularly, as shown in Figure 2, CMD is order and data select signal, when main control processor carries out command operation, CMD sends high level signal as the control sign, command operation is carried out in expression, and the SPI interface communication is provided with a command frame (corresponding to above-mentioned functional configuration parameter) according to the transmission content and comes the PORT COM of single-chip microcomputer is carried out functional configuration its concrete form such as table one.
Table 1 command frame format:
| High byte MSB | Low byte LSB |
| Command byte | Control byte |
Command frame mainly is that the corresponding PORT COM of single-chip microcomputer is carried out functional configuration, comprises that monolithic connects parameters such as the selection of external interface, configuration serial port baud rate, verification figure place, data bits, position of rest.Command frame adopts isometric frame, and every frame is made up of 2 bytes, and wherein high byte is a command byte, and low byte is a control byte.Main control processor is when sending order, and transmission comprises the cmd signal (control sign) of high level and the control information of functional configuration parameter (command frame).
The implication of command byte is illustrated in the following his-and-hers watches 1:
The most significant digit of command word byte is used for representing read-write control, and 0 expression is write, and all the other 6 bit representation control commands, concrete function such as table 2 are read in 1 expression.
Each order numbering and corresponding function in table 2 command byte
| Command byte | Function | Command property | Remarks |
| Bit[7] | Read/write | ||
| Bit[0:6] | Command word | ||
| 0x01 | Serial ports 0 control byte 0 | Readable (bit8 is 1) can write (bit8 is 0) | When reading order, control word mends 0, down together |
| 0x02 | Serial ports 0 control byte 1 | Readable (bit8 is 1) can write (bit8 is 0) | |
| 0x03 | Serial ports 1 control byte 0 | Readable (bit8 is 1) can write (bit8 is 0) | |
| 0x04 | Serial ports 1 control byte 1 | Readable (bit8 is 1) can write (bit8 is 0) | |
| 0x05 | Reserve |
| 0x06 | Reserve | ||
| 0x07 | Reserve | ||
| 0x08 | Reserve | ||
| 0x09 | Reserve | ||
| 0x0A | Reserve | ||
| 0x0B | Slave resets | ||
| 0x0C | Reserve | ||
| 0x0D | Reserve |
The implication of control byte is as shown in table 3 in the table 1:
The function of everybody correspondence in table 3 control byte
| Bit[15:12] | Bit[11:8] | Bit[7:6] | Bit[5:4] | Bit[3:1] | Bit0 |
| Keep | Baud rate | Data bit | Current control | Parity checking | Position of rest |
In embodiment illustrated in fig. 2, single-chip microcomputer has serial ports 0 and serial ports 1, and then table 3 expression is to the control byte of serial ports 0 and serial ports 1, and control byte transmits at twice, and most-significant byte is a byte 1, and least-significant byte is a byte 0, and the detailed description of each field in the control byte is as shown in table 4:
Each field is described in detail in table 4 control byte
| Field | Definition | Describe | Remarks |
| Bit0 | Position of rest | Position of rest 1-2 position, 0-1 position position of rest | |
| Bit[3:1] | Parity checking | 000-no parity 001-odd 010-even parity check 011-sign 100-space | |
| Bit[5:4] | Current control | It is self-defined that 00-does not have 01-hardware 10-software 11- | |
| Bit[7:6] | Data bit | 01-7 bit data position, 00-6 bit data position |
| 11-9 bit data position, 10-8 bit data position | |||
| Bit[11:8] | Baud rate | The self-defined speed 0001-300bps 0010-600bps of 0000-0011-1200bps 0100-2400bps 0101-4800bps 0110-7200bps 0111-9600bps 1000-14400bps 1001-19200bps 1010-38400bps 1011-56000bps 1100-57600bps 1101-115200bps 1110-128000bps 1111-256000bps | |
| Bit[15:12] | Keep | Do not use |
Main control processor among the inventive method embodiment sends to single-chip microcomputer and comprises operation mark and treat that the data message of service data comprises what the external interface of single-chip microcomputer was operated: main control processor in operation mark, be provided with following one of at least: the external interface information of the mode information of data manipulation, the single-chip microcomputer of selection operation and treat the data length of service data; Main control processor sends the data message that comprises operation mark and treat service data to single-chip microcomputer.
Wherein, single-chip microcomputer resolution data information, pairing operation will treat that the external interface that service data sends to single-chip microcomputer comprises according to operation mark: single-chip microcomputer resolution data information, obtain data manipulation mode information, selection operation single-chip microcomputer external interface information, data length information and treat service data; Single-chip microcomputer sends to the external interface of external interface information correspondence of the single-chip microcomputer of selection operation according to the mode information of data manipulation with the service data for the treatment of of data length.
Particularly, as shown in Figure 2, CMD is order and data select signal, when main control processor carries out command operation, send low level signal, data manipulation is carried out in expression, and the SPI interface communication is provided with a Frame according to the transmission content and realizes data transmission between main control processor and the single-chip microcomputer, and is as shown in table 5:
Table 5 data frame format
| The data frame head | Data volume (1～n) |
Frame length is variable, mainly comprise 2 fields, be data frame head (operation mark) and data volume, the data frame head can be set to regular length (as 2 bytes), operation mark as data, data volume refers to the data content to be operated except that control command of main control processor and single-chip microcomputer exchange, and length is by the byte number decision of the actual needs communication of each port, and data volume is random length (a 1～n byte).
The data frame head is made up of 2 bytes, and implication and detailed description are shown in table 6 and table 7:
The implication of everybody correspondence of table 6 data frame head
| Bit15 | Bit1[14:12] | Bit[11:0] |
| The read-write sign | The Data Source port | Expression data volume length |
The description of each field correspondence of table 7 data frame head
| Field | Definition | Describe | Remarks |
| Bit15 | The read-write sign | The 0-main frame is sent out data and is read from machine data for slave 1-main frame | The mode of data manipulation |
| Bit1[14:12] | The Data Source port | 0-serial ports 0 data 1-serial ports 1 data 2-MODEM information source information 3-obtains other reservation of target port data length | When 2-read information source information, it was fixed length that data volume length can come to decide the 3-data length as the case may be |
| Bit[11:0] | The length of data volume | Length is actual data byte, removes the frame head byte number. |
Wherein, as shown in table 7, single-chip microcomputer receives the data message that main control processor sends, obtain the mode of data manipulation for reading or writing according to Bit15, according to Bit1[14:12] obtain the external interface information of the single-chip microcomputer of selection operation, according to Bit[11:0] obtain the length of data volume, promptly treat the length of service data, thereby can intercept the data in the data volume of back accurately.
In sum, by means of the technique scheme that the embodiment of the invention provides, can significantly reduce the area of expansion cost, minimizing device usage quantity and printed circuit board (PCB), the flexibility ratio of raising system design.
The above is the preferred embodiments of the present invention only, is not limited to the present invention, and for a person skilled in the art, the present invention can have various changes and variation.Within the spirit and principles in the present invention all, any modification of being done, be equal to replacement, improvement etc., all should be included within protection scope of the present invention.
Claims (10)
1. the expanding unit of a periphery communication interface, it is characterized in that, comprise main control processor and the single-chip microcomputer that is connected with the SPI external interface of described main control processor, wherein, described single-chip microcomputer communicates via described SPI external interface and described main control processor by the SPI communication mode.
2. the expanding unit of periphery communication interface according to claim 1, it is characterized in that, described main control processor sends to the external interface of described single-chip microcomputer by described SPI interface with data, and described single-chip microcomputer will send to the described SPI external interface of described main control processor from the data that its external interface receives.
3. the expanding unit of periphery communication interface according to claim 1 is characterized in that, also comprises:
One or more expansion communication interface chips are connected with the external interface of described single-chip microcomputer, are used for carrying out communication by the external interface and the described main control processor of described single-chip microcomputer.
4. the expanding unit of periphery communication interface according to claim 3 is characterized in that, also comprises:
One or more level transferring chip are connected with external interface and described one or more expansion communication interface chip of described single-chip microcomputer, and the external interface level conversion that is used for described single-chip microcomputer is the level of described one or more expansion communication interface chips.
5. according to the expanding unit of each described periphery communication interface among the claim 1-4, it is characterized in that described main control processor is arm processor SAM7X256, and/or, described single-chip microcomputer is ATMEGA162.
6. the extended method of a periphery communication interface is characterized in that, main control processor is linked to each other with single-chip microcomputer by the SPI interface, comprising:
Described main control processor sends to described single-chip microcomputer by described SPI interface and comprises control sign and functional configuration parameter control information;
Described single-chip microcomputer carries out functional configuration according to the described functional configuration parameter in the described control information to the external interface of described single-chip microcomputer;
Described main control processor sends to described single-chip microcomputer and comprises operation mark and treat the data message of service data what the external interface of described single-chip microcomputer was operated;
Described single-chip microcomputer is resolved described data message, according to the pairing operation of operation mark the described service data for the treatment of is sent to the external interface of described single-chip microcomputer;
The data that described single-chip microcomputer will obtain from the external interface of single-chip microcomputer send to described main control processor by the SPI interface.
7. the extended method of periphery communication interface according to claim 6 is characterized in that, described main control processor sends the operation that comprises control sign and functional configuration parameter control information by described SPI interface to described single-chip microcomputer and comprises:
Described main control processor in described functional configuration parameter, be provided with following one of at least: the selection information of single-chip microcomputer external interface, baud rate, data bits, verification figure place, position of rest;
Described main control processor sends to described single-chip microcomputer by described SPI interface and comprises control sign and functional configuration parameter control information.
8. the extended method of periphery communication interface according to claim 7 is characterized in that, described single-chip microcomputer carries out functional configuration according to the functional configuration parameter in the described control information to the external interface of described single-chip microcomputer and comprises:
Described single-chip microcomputer is selected the serial port of single-chip microcomputer correspondence, baud rate, data bits, verification figure place and the position of rest of the described serial port of configuration according to described functional configuration parameter.
9. according to the extended method of each described periphery communication interface among the claim 6-8, it is characterized in that described main control processor sends to described single-chip microcomputer and comprises operation mark and treat that the data message of service data comprises what the external interface of single-chip microcomputer was operated:
Described main control processor in described operation mark, be provided with following one of at least: the external interface information of the single-chip microcomputer of data manipulation mode information, selection operation, and the described data length information for the treatment of service data;
Described main control processor sends to described single-chip microcomputer and comprises described operation mark and the described data message for the treatment of service data.
10. the extended method of periphery communication interface according to claim 9, it is characterized in that, described single-chip microcomputer is resolved described data message, according to the pairing operation of operation mark the described operation for the treatment of that service data sends to the external interface of described single-chip microcomputer is comprised:
Described single-chip microcomputer resolution data information obtains external interface information, data length, and the described service data for the treatment of of the single-chip microcomputer of described data manipulation mode information, selection operation;
Described single-chip microcomputer sends to the external interface of external interface information correspondence of the single-chip microcomputer of described selection operation according to described data manipulation mode information with the described service data for the treatment of.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008100863636A CN101246462B (en) | 2008-03-26 | 2008-03-26 | Periphery communication interface extension device and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008100863636A CN101246462B (en) | 2008-03-26 | 2008-03-26 | Periphery communication interface extension device and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101246462A true CN101246462A (en) | 2008-08-20 |
| CN101246462B CN101246462B (en) | 2012-02-08 |
Family
ID=39946922
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2008100863636A Expired - Fee Related CN101246462B (en) | 2008-03-26 | 2008-03-26 | Periphery communication interface extension device and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101246462B (en) |
Cited By (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102446153A (en) * | 2011-12-15 | 2012-05-09 | 张国星 | Communication module based on NLAS323 chip |
| CN102981996A (en) * | 2012-11-26 | 2013-03-20 | 福州瑞芯微电子有限公司 | Expansion device and method for periphery interfaces |
| CN103605306A (en) * | 2013-11-18 | 2014-02-26 | 四川长虹电器股份有限公司 | Communication device based on UART communication interface extension |
| CN104820644A (en) * | 2015-04-30 | 2015-08-05 | 武汉大学 | Non-time-sharing port multiplexing method and device |
| CN105404601A (en) * | 2015-11-26 | 2016-03-16 | 普天线缆集团(上海)楼宇智能有限公司 | Intelligent network scanner |
| CN105550138A (en) * | 2015-12-18 | 2016-05-04 | 华立科技股份有限公司 | Serial port expansion method |
| CN105718403A (en) * | 2016-01-18 | 2016-06-29 | 沈阳东软医疗系统有限公司 | Expansion interface and method for data communication through same |
| CN105740190A (en) * | 2016-01-25 | 2016-07-06 | 上海斐讯数据通信技术有限公司 | Method and system for extending MDIO interface by means of SPI interface |
| CN106201934A (en) * | 2015-05-29 | 2016-12-07 | 亚德诺半导体集团 | Serial peripheral interface host port |
| CN109039528A (en) * | 2017-06-08 | 2018-12-18 | 袁兵 | The communication means of flight control panel and host computer |
| CN110647284A (en) * | 2019-09-23 | 2020-01-03 | 北京计算机技术及应用研究所 | Programmable display key array device based on domestic microcontroller |
| CN114114991A (en) * | 2021-10-28 | 2022-03-01 | 日照先农氏物联网科技有限公司 | Control system of unmanned rice mill |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20060143348A1 (en) * | 2004-12-29 | 2006-06-29 | Wilson Matthew T | System, method, and apparatus for extended serial peripheral interface |
-
2008
- 2008-03-26 CN CN2008100863636A patent/CN101246462B/en not_active Expired - Fee Related
Cited By (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102446153B (en) * | 2011-12-15 | 2017-04-12 | 李欣 | communication module based on NLAS323 chip |
| CN102446153A (en) * | 2011-12-15 | 2012-05-09 | 张国星 | Communication module based on NLAS323 chip |
| CN102981996A (en) * | 2012-11-26 | 2013-03-20 | 福州瑞芯微电子有限公司 | Expansion device and method for periphery interfaces |
| CN103605306B (en) * | 2013-11-18 | 2016-07-06 | 四川长虹电器股份有限公司 | Communication device based on the extension of UART communication interface |
| CN103605306A (en) * | 2013-11-18 | 2014-02-26 | 四川长虹电器股份有限公司 | Communication device based on UART communication interface extension |
| CN104820644A (en) * | 2015-04-30 | 2015-08-05 | 武汉大学 | Non-time-sharing port multiplexing method and device |
| CN104820644B (en) * | 2015-04-30 | 2018-07-27 | 武汉大学 | Multiplexed port method and device when a kind of overstepping one's bounds |
| CN106201934A (en) * | 2015-05-29 | 2016-12-07 | 亚德诺半导体集团 | Serial peripheral interface host port |
| CN105404601A (en) * | 2015-11-26 | 2016-03-16 | 普天线缆集团(上海)楼宇智能有限公司 | Intelligent network scanner |
| CN105550138A (en) * | 2015-12-18 | 2016-05-04 | 华立科技股份有限公司 | Serial port expansion method |
| CN105718403A (en) * | 2016-01-18 | 2016-06-29 | 沈阳东软医疗系统有限公司 | Expansion interface and method for data communication through same |
| CN105740190A (en) * | 2016-01-25 | 2016-07-06 | 上海斐讯数据通信技术有限公司 | Method and system for extending MDIO interface by means of SPI interface |
| CN109039528A (en) * | 2017-06-08 | 2018-12-18 | 袁兵 | The communication means of flight control panel and host computer |
| CN110647284A (en) * | 2019-09-23 | 2020-01-03 | 北京计算机技术及应用研究所 | Programmable display key array device based on domestic microcontroller |
| CN114114991A (en) * | 2021-10-28 | 2022-03-01 | 日照先农氏物联网科技有限公司 | Control system of unmanned rice mill |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101246462B (en) | 2012-02-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101246462B (en) | Periphery communication interface extension device and method | |
| CN104484301B (en) | A kind of IO bus units based on FPGA with self-recognition function | |
| CN101814058A (en) | Commonly-used storing device | |
| CN208188815U (en) | BMC module system | |
| CN109739791A (en) | A kind of universal safety trusted interface card of PCIE and MINIPCIE double nip | |
| KR19980013712A (en) | Meter Wireless Meter Reading System Using Terminology Network | |
| CN201788900U (en) | Relay board and control system thereof | |
| CN102608936A (en) | Method and system for controlling communication between control main board and display panel of water heater | |
| CN201804385U (en) | Mobile comprehensive business processing terminal | |
| CN101697148B (en) | A kind of method and system improving interface rate of computer memory cards | |
| CN205038645U (en) | Ammeter with fingerprint authentication function | |
| CN202351638U (en) | Data acquisition device based on controller area network (CAN) bus | |
| CN202939630U (en) | CAN bus-based electronic tag | |
| CN201477633U (en) | Automatic fiscal cash register data reporter with telephone line interface | |
| CN201886557U (en) | Intelligent meal card system | |
| CN205038678U (en) | Invoice is opened and management system | |
| CN209460753U (en) | A kind of usb data real-time monitoring apparatus based on FPGA | |
| CN209562546U (en) | Communication device | |
| CN204440881U (en) | A kind of character liquid crystal aobvious control modular device | |
| CN220983964U (en) | Public security law enforcement case handling informationized case and case-related financial intelligent locker control circuit | |
| CN204203693U (en) | A kind of district monitoring system based on PIC single chip microcomputer | |
| CN104598410B (en) | A kind of computer card for exempting to write driver and its development approach | |
| CN218829967U (en) | Non-network security isolation system based on USB-to-4 serial port | |
| CN2434738Y (en) | Intelligent card safety identifying device | |
| CN215679353U (en) | IT asset accurate positioning node data exchange circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120208 Termination date: 20170326 |