CN101242310B - A master-slave switching method for communication interface board - Google Patents

A master-slave switching method for communication interface board Download PDF

Info

Publication number
CN101242310B
CN101242310B CN200810102492XA CN200810102492A CN101242310B CN 101242310 B CN101242310 B CN 101242310B CN 200810102492X A CN200810102492X A CN 200810102492XA CN 200810102492 A CN200810102492 A CN 200810102492A CN 101242310 B CN101242310 B CN 101242310B
Authority
CN
China
Prior art keywords
veneer
state
active
standby
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN200810102492XA
Other languages
Chinese (zh)
Other versions
CN101242310A (en
Inventor
李政
石华武
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Jiaxun Feihong Electrical Co Ltd
Original Assignee
Beijing Jiaxun Feihong Electrical Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Jiaxun Feihong Electrical Co Ltd filed Critical Beijing Jiaxun Feihong Electrical Co Ltd
Priority to CN200810102492XA priority Critical patent/CN101242310B/en
Publication of CN101242310A publication Critical patent/CN101242310A/en
Application granted granted Critical
Publication of CN101242310B publication Critical patent/CN101242310B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Small-Scale Networks (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Hardware Redundancy (AREA)

Abstract

The invention discloses a main and reserve switching method of a communication interface board belonging to a communication technology field. Two boards in consecutive slots are main and reserve for each other, wherein the respective reset signal, main and reserve switching signal, CPU heartbeat signal and the slot number are output to two input terminals of an RS trigger coupled by two NAND gates through an AND gate, and the output terminals of the two NAND gates of the RS trigger control the corresponding the main and reserve states of the main and reserve boards respectively. The invention judges which board is in the main state by both a software setting and hardware state, and when hardware failure or software setting occurs error, the method can make sure two boards are all in correct states, which avoids an output conflict and also a hardware damage.

Description

A kind of master-slave switching method for communication interface board
Technical field
The invention belongs to communication technique field, particularly a kind of master-slave switching method for communication interface board.
Background technology
In communication technique field, great majority are used and are all required equipment to have higher reliability and stability, especially at railway, electric power, public security, in the middle of the controlling equipments such as army, even if the service disconnection of short time also will cause loss difficult to the appraisal to the client, the dual-host backup that this just requires each veneer in the communication apparatus and module to have the load sharing pattern, promptly when operate as normal, fallback circuit all is in the state of working alone, in case the master is broken down with circuit then fallback circuit will be born whole processing immediately, this structure had both guaranteed the reliability of system, had improved the utilance and the disposal ability of system again.
Summary of the invention
A kind of master-slave switching method for communication interface board, the active and standby each other usefulness of the veneer of two adjacent slot positions, active and standby plate reset signal, active and standby switching signal, CPU heartbeat signal and slot number separately is input to two inputs of the rest-set flip-flop of being made up of the coupling of two NAND gate through one with door respectively, and the output of two NAND gate of rest-set flip-flop is controlled the active and standby state of using of corresponding mainboard or slave board respectively;
The value of described slot number depends on the position at veneer place, and strange groove position is a high level, and even groove position is a low level;
The value of described CPU heartbeat signal depends on whether CPU exports pulse, and when pulse was exported, the CPU heartbeat signal was a high level, otherwise was low level.
Described reset signal, CPU heartbeat signal are high level, when slot number is high level:
1) described active and standby switching signal is that the then corresponding veneer of high level is the main state of using;
2) described active and standby switching signal is that the then corresponding veneer of low level is a stand-by state.
Described reset signal, CPU heartbeat signal are high level, when slot number is low level:
1) described active and standby switching signal is that the then corresponding veneer of low level is a stand-by state;
2) described active and standby switching signal is that high level then has only when just being upgraded to main board with it when the veneer of active and standby usefulness is stand-by state each other.
Described reset signal, CPU heartbeat signal any one when being low level, corresponding veneer is forced to switch to stand-by state.
When two veneers of software setting all are under the situation of main usefulness, and veneer carries out ruling by the hardware slot number when all possessing the condition that is upgraded to main usefulness, and promptly the veneer of strange slot number preferentially is upgraded to the main state of using.
Software is by the A of described NAND gate IN1And B IN1Two mutual exclusion lines are diagnosed veneer, detect the current state to method, single.
This method is carried out the active and standby with control of veneer by CPU heartbeat signal, reset signal, active and standby switching signal and slot number.Two of active and standby usefulness veneers can only have a veneer to be in the master and use state when work each other, and another piece veneer is in stand-by state.Can both guarantee that when hardware fault or software setting mistake occurring two veneers are in correct state.This method decides jointly that by software setting and hardware state which veneer is in the master and uses state, has avoided the output conflict, also prevents the hardware damage of bringing thus.
Description of drawings
Fig. 1 is a connection connection layout of the present invention.
Embodiment
The invention provides a kind of master-slave switching method for communication interface board, technical scheme of the present invention is further described below in conjunction with accompanying drawing and concrete execution mode.
Fig. 1 is a connection connection layout of the present invention, the active and standby each other usefulness of the veneer of two adjacent slot positions, active and standby plate reset signal, active and standby switching signal, CPU heartbeat signal and slot number separately is input to two inputs of the rest-set flip-flop of being made up of the coupling of two NAND gate through one with door respectively, and the output of two NAND gate of rest-set flip-flop is controlled the active and standby state of using of corresponding mainboard or slave board respectively;
The value of described slot number depends on the position at veneer place, and strange groove position is a high level, and even groove position is a low level;
The value of described CPU heartbeat signal depends on whether CPU exports pulse, and when pulse was exported, the CPU heartbeat signal was a high level, otherwise was low level.
This method has following three stable states:
1.A plate master usefulness, the B plate is standby.
The reset signal of A plate, CPU heartbeat signal, slot number all are high level under this state, and active and standby switching signal is a high level, through exporting A later on to door IN2, A IN2Be high level, A IN1Be high level, A IN1And A IN2Through exporting A after the NAND gate to OUT, A OUTBe low level, this pin drives this plate relay and enters the main state of using.
The reset signal of B plate, CPU heartbeat signal, slot number all are high level under this state, and active and standby switching signal is a low level, through exporting B later on to door IN2, B IN2Be high level, B IN1Be low level, B IN1And B IN2Through exporting B after the NAND gate to OUT, B OUTBe high level, this pin drives this plate relay and enters stand-by state.
2.B plate master usefulness, the A plate is standby.
The reset signal of B plate, CPU heartbeat signal, slot number all are high level under this state, and active and standby switching signal is a high level, through exporting B later on to door IN2, B IN2Be high level, B IN1Be high level, B IN1And B IN2Through exporting B after the NAND gate to OUT, B OUTBe low level, this pin drives this plate relay and enters the main state of using.
The reset signal of A plate, CPU heartbeat signal, slot number all are high level under this state, and active and standby switching signal is a low level, through exporting A later on to door IN2, A IN2Be high level, A IN1Be low level, A IN1And A IN2Through exporting A after the NAND gate to OUT, A OUTBe high level, this pin drives this plate relay and enters stand-by state.
3.A plate is standby, the B plate is standby.
The active and standby switching signal of A plate is a low level under this state, and through exporting AIN2 later on to door, AIN2 is a low level, AIN1 is a high level, AIN1 and AIN2 export AOUT to through after the NAND gate, and AOUT is a high level, and this pin drives this plate relay and enters stand-by state.
The active and standby switching signal of B plate is a low level under this state, and through exporting BIN2 later on to door, BIN2 is a low level, BIN1 is a high level, BIN1 and BIN2 export BOUT to through after the NAND gate, and BOUT is a high level, and this pin drives this plate relay and enters stand-by state.
Described reset signal, CPU heartbeat signal are high level, when slot number is low level:
1) described active and standby switching signal is that the then corresponding veneer of low level is a stand-by state;
2) described active and standby switching signal is that high level then has only when just being upgraded to main board with it when the veneer of active and standby usefulness is stand-by state each other.
Described reset signal, CPU heartbeat signal any one when being low level, corresponding veneer is forced to switch to stand-by state.
When two veneers of software setting all are under the situation of main usefulness, and veneer carries out ruling by the hardware slot number when all possessing the condition that is upgraded to main usefulness, and promptly the veneer of strange slot number preferentially is upgraded to the main state of using.
Software can pass through A IN1And B IN1Two mutual exclusion lines are diagnosed veneer, promptly can detect the current state to method, single.
When two veneers all possess the condition of doing main board, if mistake appears in software control this moment, promptly two veneers all are arranged to lead and are then decided by slot number with state, slot number is that high level is that the veneer of odd bin number will switch to main using, it is standby that slot number is that low level is that the veneer of even bin number switches to pressure, avoided the generation of two main phenomenons.

Claims (4)

1. master-slave switching method for communication interface board, it is characterized in that, the active and standby each other usefulness of the veneer of two adjacent slot positions, active and standby plate reset signal, active and standby switching signal, CPU heartbeat signal and slot number separately is input to two inputs of the rest-set flip-flop of being made up of the coupling of two NAND gate through one with door respectively, and the output of two NAND gate of rest-set flip-flop is controlled the active and standby state of using of corresponding mainboard or slave board respectively;
When two veneers of software setting all are under the situation of main usefulness, and veneer carries out ruling by the hardware slot number when all possessing the condition that is upgraded to main usefulness, the veneer that is strange slot number preferentially is upgraded to the main state of using, at this moment, the value of slot number depends on the position at veneer place, strange groove position is a high level, and even groove position is a low level;
The value of described CPU heartbeat signal depends on whether CPU exports pulse, and when pulse was exported, the CPU heartbeat signal was a high level, otherwise was low level;
Described reset signal, CPU heartbeat signal are high level, and when slot number was low level, described active and standby switching signal was that the then corresponding veneer of low level is a stand-by state; Described active and standby switching signal is that high level then has only when just being upgraded to main board with it when the veneer of active and standby usefulness is stand-by state each other.
2. a kind of master-slave switching method for communication interface board according to claim 1 is characterized in that, described reset signal, CPU heartbeat signal are high level, when slot number is high level:
1) described active and standby switching signal is that the then corresponding veneer of high level is the main state of using;
2) described active and standby switching signal is that the then corresponding veneer of low level is a stand-by state.
3. a kind of master-slave switching method for communication interface board according to claim 1 is characterized in that, described reset signal, CPU heartbeat signal any one when being low level, corresponding veneer is forced to switch to stand-by state.
4. according to the described a kind of master-slave switching method for communication interface board of claim 1, it is characterized in that software is by the A of described NAND gate IN1And B IN1Two mutual exclusion lines are diagnosed veneer, detect the current state to method, single.
CN200810102492XA 2008-03-21 2008-03-21 A master-slave switching method for communication interface board Expired - Fee Related CN101242310B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN200810102492XA CN101242310B (en) 2008-03-21 2008-03-21 A master-slave switching method for communication interface board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN200810102492XA CN101242310B (en) 2008-03-21 2008-03-21 A master-slave switching method for communication interface board

Publications (2)

Publication Number Publication Date
CN101242310A CN101242310A (en) 2008-08-13
CN101242310B true CN101242310B (en) 2010-09-08

Family

ID=39933533

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200810102492XA Expired - Fee Related CN101242310B (en) 2008-03-21 2008-03-21 A master-slave switching method for communication interface board

Country Status (1)

Country Link
CN (1) CN101242310B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108500978A (en) * 2018-03-08 2018-09-07 歌尔股份有限公司 A kind of robot controller, method and robot

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101714109B (en) * 2009-11-24 2013-03-20 杭州华三通信技术有限公司 Method and device for controlling mainboard of double CPU system
CN101876962B (en) * 2009-12-15 2013-04-10 龙芯中科技术有限公司 Method and device for controlling hot plug of master/slave board
CN104678817B (en) * 2013-11-28 2017-11-03 中国航空工业集团公司航空动力控制系统研究所 The active and standby logic switching circuit of aero-engine digital electronic controller binary channels
CN106648995B (en) * 2016-11-29 2019-11-19 浙江大华技术股份有限公司 The first host, hot backup system and method in a kind of hot backup system
CN107547281B (en) * 2017-09-18 2020-07-24 通鼎互联信息股份有限公司 Main/standby competition method, device and application equipment
CN107992023A (en) * 2017-11-29 2018-05-04 中核控制系统工程有限公司 A kind of high precision analog exports self diagnosis redundancy switching circuit
CN107942646B (en) * 2017-12-27 2024-01-23 卡斯柯信号有限公司 Safety independent active/standby switching equipment and method
CN110750394B (en) * 2019-09-25 2023-05-30 深圳震有科技股份有限公司 Control method and terminal for realizing active/standby single board based on GPIO pin

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN2624529Y (en) * 2002-11-09 2004-07-07 深圳市中兴通讯股份有限公司 Main and spare circuit board switching unit
CN1601991A (en) * 2003-09-22 2005-03-30 中兴通讯股份有限公司 Device and method of processing main spared inversion of synchronous system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN2624529Y (en) * 2002-11-09 2004-07-07 深圳市中兴通讯股份有限公司 Main and spare circuit board switching unit
CN1601991A (en) * 2003-09-22 2005-03-30 中兴通讯股份有限公司 Device and method of processing main spared inversion of synchronous system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108500978A (en) * 2018-03-08 2018-09-07 歌尔股份有限公司 A kind of robot controller, method and robot

Also Published As

Publication number Publication date
CN101242310A (en) 2008-08-13

Similar Documents

Publication Publication Date Title
CN101242310B (en) A master-slave switching method for communication interface board
US9916950B2 (en) Single-channel safety output
CN100477547C (en) Telecommunication apparatus master-slave switching method and telecommunication apparatus thereof
CN101378267B (en) Primary and secondary switching device, and switching method using the same
CN110427283B (en) Dual-redundancy fuel management computer system
CN101387581B (en) Automated verification system for automatic transfer switch electric appliance
CN107870584B (en) Service board input power supply working state detection method and machine frame type equipment
CN110293999B (en) Safe LKJ brake control mode
CN101232357B (en) Apparatus and method for realizing main and spare plate card rearrange
CN103926853A (en) Programmable resistance output device and method
CN108032875B (en) Interlocking circuit, switching board and ground electronic unit
CN1972142B (en) Communications device single board active/standby changeover apparatus and implementation method
CN1972143A (en) Communications device single board active/standby changeover apparatus and implementation method
CN102253872A (en) Method for implementing redundant management module in compact peripheral component interconnect (CPCI) blade server
CN102077148B (en) Monitoring system
CN103472746B (en) The redundancy control method of dual master control equipment and dual master control equipment
CN103605303A (en) Injection-molding-machine digital IO switch-over terminal junction box with redundancy detection function
CN103336425A (en) Actively-abandoning type undisturbed switching method applied to industrial automation redundancy analog output equipment
CN103326911A (en) Self healing ring RS485 bus structure with short circuit and circuit break prevention
CN114039336A (en) Integrated relay, control method and relay protection device
CN202957650U (en) Double-channel power supply module
US9209678B2 (en) Power converter system providing a load with electrical power
CN202334558U (en) Bus redundant circuit
CN1979458A (en) Modularized circuit-unit bus on-line control method and system
CN101009500B (en) A service interface board standby and main device for communication system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20100908

Termination date: 20160321

CF01 Termination of patent right due to non-payment of annual fee