CN101160729B - 用于并行处理递归数据的定址体系结构 - Google Patents
用于并行处理递归数据的定址体系结构 Download PDFInfo
- Publication number
- CN101160729B CN101160729B CN2005800211656A CN200580021165A CN101160729B CN 101160729 B CN101160729 B CN 101160729B CN 2005800211656 A CN2005800211656 A CN 2005800211656A CN 200580021165 A CN200580021165 A CN 200580021165A CN 101160729 B CN101160729 B CN 101160729B
- Authority
- CN
- China
- Prior art keywords
- memory
- memory block
- output
- path metric
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000012545 processing Methods 0.000 title claims abstract description 10
- 230000015654 memory Effects 0.000 claims abstract description 94
- 238000009434 installation Methods 0.000 claims description 7
- 239000000872 buffer Substances 0.000 description 15
- 238000000034 method Methods 0.000 description 14
- 238000005070 sampling Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 241000255777 Lepidoptera Species 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
- H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
- H03M13/4107—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors implementing add, compare, select [ACS] operations
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6502—Reduction of hardware complexity or efficient processing
- H03M13/6505—Memory efficient implementations
Landscapes
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Error Detection And Correction (AREA)
Abstract
Description
Claims (11)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP04300395 | 2004-06-23 | ||
EP04300395.3 | 2004-06-23 | ||
PCT/IB2005/052019 WO2006000982A2 (en) | 2004-06-23 | 2005-06-20 | Addressing strategy for vitebri metric computation |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101160729A CN101160729A (zh) | 2008-04-09 |
CN101160729B true CN101160729B (zh) | 2011-09-14 |
Family
ID=34970639
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2005800211656A Expired - Fee Related CN101160729B (zh) | 2004-06-23 | 2005-06-20 | 用于并行处理递归数据的定址体系结构 |
Country Status (5)
Country | Link |
---|---|
US (1) | US7818654B2 (zh) |
EP (1) | EP1762005A2 (zh) |
JP (1) | JP4702721B2 (zh) |
CN (1) | CN101160729B (zh) |
WO (1) | WO2006000982A2 (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101320979B (zh) * | 2008-07-17 | 2010-06-02 | 北京天碁科技有限公司 | 一种维特比译码器及其路径度量计算方法 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1504890A (zh) * | 2002-12-03 | 2004-06-16 | 中国科学院计算技术研究所 | 数据全并行的fft处理器地址映射方法和系统 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3338374B2 (ja) * | 1997-06-30 | 2002-10-28 | 松下電器産業株式会社 | 演算処理方法および装置 |
US6690750B1 (en) * | 1999-12-23 | 2004-02-10 | Texas Instruments Incorporated | Flexible Viterbi decoder for wireless applications |
US6865710B2 (en) * | 2000-09-18 | 2005-03-08 | Lucent Technologies Inc. | Butterfly processor for telecommunications |
US7043682B1 (en) * | 2002-02-05 | 2006-05-09 | Arc International | Method and apparatus for implementing decode operations in a data processor |
US7346836B2 (en) * | 2002-07-12 | 2008-03-18 | Stmicroelectronics, Inc. | E2PR4 viterbi detector and method for adding a branch metric to the path metric of the surviving path while selecting the surviving path |
FI20021656A0 (fi) * | 2002-09-16 | 2002-09-16 | Nokia Corp | Menetelmä ja järjestely dekoodauksen suorittamiseksi |
EP1450493A1 (en) * | 2003-02-19 | 2004-08-25 | Nokia Corporation | Viterbi decoder with path metric calculations over two trellis columns and routing of path metrics in the memory |
TWI224432B (en) * | 2003-10-28 | 2004-11-21 | Ind Tech Res Inst | A re-configurable Viterbi decoder |
US7496159B2 (en) * | 2003-12-01 | 2009-02-24 | Mediatek Inc. | Survivor memory management in a Viterbi decoder |
-
2005
- 2005-06-20 EP EP05747620A patent/EP1762005A2/en not_active Withdrawn
- 2005-06-20 JP JP2007517616A patent/JP4702721B2/ja not_active Expired - Fee Related
- 2005-06-20 CN CN2005800211656A patent/CN101160729B/zh not_active Expired - Fee Related
- 2005-06-20 US US11/630,653 patent/US7818654B2/en not_active Expired - Fee Related
- 2005-06-20 WO PCT/IB2005/052019 patent/WO2006000982A2/en not_active Application Discontinuation
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1504890A (zh) * | 2002-12-03 | 2004-06-16 | 中国科学院计算技术研究所 | 数据全并行的fft处理器地址映射方法和系统 |
Non-Patent Citations (3)
Title |
---|
MIN B K ET AL.A versatile architecture for VLSI implementation of theviterbialgorithm.SPEECH PROCESSING 2 ,VLSI,UNDERWATER SINGAL PROCESSING2.1991,21102. * |
MIN B K ET AL.A versatile architecture for VLSI implementation of theviterbialgorithm.SPEECH PROCESSING 2,VLSI,UNDERWATER SINGAL PROCESSING2.1991,21102. * |
MING-DER SHINEN ET AL.Efficient management of in-place path metric updateanditsimplementation for viterbi decoders.CIRCUITS AND SYSTEMS,1998.ISCAS '98.PROCEEDINGS OF THE 1998 IEEE INTERNATIONAL SYMPOSIUM ON MONTEREY4.1998,4449-452. * |
Also Published As
Publication number | Publication date |
---|---|
CN101160729A (zh) | 2008-04-09 |
WO2006000982A3 (en) | 2007-11-08 |
US7818654B2 (en) | 2010-10-19 |
EP1762005A2 (en) | 2007-03-14 |
WO2006000982A2 (en) | 2006-01-05 |
JP2008503963A (ja) | 2008-02-07 |
JP4702721B2 (ja) | 2011-06-15 |
US20080192865A1 (en) | 2008-08-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100921748B1 (ko) | Ecc 회로를 포함하는 메모리 시스템 및 그 구동 방법 | |
KR101437517B1 (ko) | 인터리빙 기법을 이용한 메모리 시스템, 및 그 방법 | |
KR100528424B1 (ko) | 비터비디코딩장치및비터비디코딩방법 | |
US4979175A (en) | State metric memory arrangement for a viterbi decoder | |
KR100426712B1 (ko) | 비터비 복호기 | |
US20010007142A1 (en) | Enhanced viterbi decoder for wireless applications | |
CN100517984C (zh) | 用于移动通信系统的维特比/涡轮联合译码器 | |
US5822341A (en) | Multiport RAM for use within a viterbi decoder | |
US7278088B2 (en) | Configurable architecture and its implementation of viterbi decorder | |
US7793200B1 (en) | Method of and circuit for accessing a memory of a trellis decoder | |
US5996112A (en) | Area-efficient surviving paths unit for Viterbi decoders | |
CN101160729B (zh) | 用于并行处理递归数据的定址体系结构 | |
EP1295401B1 (en) | Viterbi decoding with path metric update implemented in the order of bit-slices | |
US7062701B2 (en) | Method for storing path metrics in a viterbi decoder | |
CN106452461A (zh) | 一种通过矢量处理器实现viterbi解码的方法 | |
JP2010206570A (ja) | 復号装置、復号方法 | |
CN1198409C (zh) | 在解码设备中用于确定最大似然状态的设备和方法 | |
US20070168845A1 (en) | Viterbi decoder | |
EP1192719A1 (en) | Viterbi decoder | |
US20070230606A1 (en) | Viterbi traceback | |
JP2004153319A (ja) | ビタビ復号装置 | |
CN102282771B (zh) | 解码方法 | |
JPH10209882A (ja) | ビタビ復号方法 | |
KR20040031323A (ko) | 비터비 복호기의 경로 메트릭 저장 장치 및 방법 | |
KR100277467B1 (ko) | 비터비 디코더 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20090206 Address after: Holland Ian Deho Finn Applicant after: Koninkl Philips Electronics NV Address before: Holland Ian Deho Finn Applicant before: Koninklijke Philips Electronics N.V. |
|
ASS | Succession or assignment of patent right |
Owner name: NXP CO., LTD. Free format text: FORMER OWNER: KONINKLIJKE PHILIPS ELECTRONICS N.V. Effective date: 20090206 |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20110914 Termination date: 20180620 |
|
CF01 | Termination of patent right due to non-payment of annual fee |