CN101146002A - An evaluation system and method for built-in sensing network terminal - Google Patents
An evaluation system and method for built-in sensing network terminal Download PDFInfo
- Publication number
- CN101146002A CN101146002A CNA2007101195933A CN200710119593A CN101146002A CN 101146002 A CN101146002 A CN 101146002A CN A2007101195933 A CNA2007101195933 A CN A2007101195933A CN 200710119593 A CN200710119593 A CN 200710119593A CN 101146002 A CN101146002 A CN 101146002A
- Authority
- CN
- China
- Prior art keywords
- interface
- module
- embedded core
- core system
- sensor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Tests Of Electronic Circuits (AREA)
Abstract
The invention relates to an embedded sensor network terminal evaluation system and method. The system is the combination of one or more a 32-bit embedded core system, a sensor signal conditioning circuit module, a sensor simulation signal source, and a sensor network terminal transmission bus interface module. The sensor signal conditioning circuit module comprises a switch quantity conditioning circuit and a gain conditioning circuit; and the sensor network terminal transmission bus interface module comprises a digital quantity sensor interface, a switch quantity sensor interface, an analog quantity sensor interface, a local communication interface, and a network communication interface. The embedded sensor network terminal evaluation method includes the evaluation method of the embedded core system, the evaluation method of signal collection and processing of the sensor, and the evaluation method of the local communication interface and the network communication interface. Before manufacturing the chip, the invention can subject hardware and software to reasonable configuration and regulation according to the design requirement, thereby improving the success ratio of the system design. The invention can be widely applied in information technology field.
Description
Technical field
The present invention relates to a kind of evaluating system and method, particularly about a kind of built-in sensing network terminal evaluating system and method.
Background technology
Sensor network technique is the important technology of IT application, at present at the different sensors system, generally all needs to design corresponding development system, particularly needs to develop the various hardware architectures of sensing network.This exploitation needs the processor system and the sensor interface circuitry of design specialized, could implement the debugging and the test of sensing network after needing hardware system to complete usually.The advantage of this method is pointed, and its shortcoming is to assess designed system before hardware manufacturing.Therefore, can't prove project organization and whether satisfy the design specification requirement, prolong design cycle and time to market (TTM).
Summary of the invention
At the problems referred to above, the purpose of this invention is to provide a kind of general sensing network terminal evaluating system and method based on embedded system.
For achieving the above object, the present invention takes following technical scheme: a kind of built-in sensing network terminal evaluating system, it is characterized in that: it comprises the embedded core system of 32-bit, and in the sensor signal conditioning circuit module that is connected with described embedded core system, Sensor Analog Relay System signal source and the sensor network terminal transfer bus interface module more than one or one; Described embedded core system comprises the embedded core system plate of 32-bit, the 32-bit embedded type CPU, plurality of function modules and some interface modules, described functional module comprises memory module, Keysheet module, display module, described interface module comprises common interface module, usb interface module, jtag interface module and GPIO interface module, preset 32-bit embedded type CPU socket on the described embedded core system plate, the respective socket of described each functional module and the respective socket of described each interface module are plugged with described embedded type CPU on the described embedded type CPU socket on the described embedded core system plate; Described memory module comprises one of dynamic memory, nonvolatile storage and nand type memory module or its combination, and described memory module is connected to described embedded type CPU socket by the memory module socket on the described embedded core system plate; Described Keysheet module comprises the Keysheet module that one of contact button and capacitance key or its constitute, adopt USB interface formula keyboard or touch screen interface formula keyboard, described keyboard interface module is connected to described embedded type CPU socket by the keyboard interface modular jack on the described embedded core system plate; Described display module comprises one of LED light-emitting diode indicating circuit display module and LCD LCD circuit display module or its combination, and described display module is connected to described embedded type CPU socket by the display module socket on the described embedded core system plate; Described common interface module is the universal input/output interface I/0 that draws from described embedded type CPU; Described usb interface module comprises digital quantity USB interface, analog quantity USB interface and switching value USB interface; Described jtag interface is connected with described embedded type CPU socket by the jtag interface modular jack on the described embedded core system plate; Described GPIO interface module is connected to described embedded type CPU socket by the GPIO interface module socket on the described embedded core system plate.
Described sensor network terminal transfer bus interface module comprises digital sensors interface, Boolean value output sensor interface, analog sensor interface, local communication interface and network communication interface, described local communication interface comprises one of serial communication interface circuit, infrared transmission communication interface circuit and Bluetooth circuit or their combination, and described network communication interface comprises I2C interface, network interface, CAN bus interface and 485 bus interface; Described digital sensors interface is connected to described embedded core system by the digital universal interface on the described embedded core system, described local communication interface is connected to described embedded core system by the asynchronous interface on the general described embedded core system, and described network communication interface is connected to described embedded core system by the special purpose interface line.
Described sensor signal conditioning circuit module comprises switching value modulate circuit and gain adjustment circuit, an input of described switching value modulate circuit connects the described switching value USB interface on the described embedded core system, another input connects the described Boolean value output sensor interface of described sensor network terminal transfer bus interface module by the special purpose interface line, and output connects the data/address bus of described embedded core system; An input of described gain adjustment circuit connects the described analog quantity USB interface on the described embedded core system, another input connects the described analog sensor interface by the described sensor network terminal transfer bus of special purpose interface line interface module, and output connects the data/address bus of described embedded core system; The input of described Sensor Analog Relay System signal source connects the described digital quantity USB interface on the described embedded core system, and output is connected to the 3rd input of described gain adjustment circuit by the special purpose interface line.
Described gain adjustment circuit comprises pre-amplification circuit, controllable gain amplifier and A/D module, and described A/D module comprises one of serial line interface A/D circuit and parallel interface A/D circuit or its combination; Two inputs of described pre-amplification circuit connect described analog sensor interface and described Sensor Analog Relay System signal source respectively, its output connects an input of described controllable gain amplifier, another input of described controllable gain amplifier connects the output of GPIO interface module, the output of described controllable gain amplifier connects the input of described A/D module, and the output of described A/D module connects the input of described GPIO interface module.
Described Sensor Analog Relay System signal source comprises D/A module and controllable gain amplifier; Two outputs of described GPIO interface module connect the input of described D/A module and an input of described controllable gain amplifier respectively, and the output of described D/A module connects another input of described controllable gain amplifier.
The present invention includes appraisal procedure to described embedded core system, to the appraisal procedure of collecting sensor signal and processing and to the appraisal procedure of local communication interface and network communication interface; At first described embedded core system is assessed, computer is discerned described embedded core system by the JTAG driver, after the test result of described embedded core system is normal, further collecting sensor signal and one of processing, described local communication interface and described network communication interface or their combination are assessed by described embedded core system, otherwise described embedded core system is designed again and assesses; Appraisal procedure to described embedded core system comprises the steps:
(1) selects the embedded core CPU of 32-bit;
(2) the described jtag interface module with described embedded core CPU is connected on the parallel port of computer by the JTAG simulator, and described JTAG driver is installed on described computer, described computer is discerned described embedded core CPU by described JTAG driver, and carry out communication with it and be connected, after described embedded core CPU test is normal, by described embedded core CPU other module is launched assessment, otherwise reselect described embedded core CPU and assess;
(3) user need write at Bootloader driver of the present invention, and be compiled as binary executable code, and programming is gone among NAND FLASH or the NOR FLASH, program code automatically operation and the UART mouth transmission detecting information by described embedded system to described computer, detecting information successfully sends, then described memory module is working properly, otherwise redesigns and assess;
(4) user writes the driving and the test program of described display module, moves this test program by described JTAG simulator on described embedded core system, draws assessment result according to operation result;
(5) user writes the driving and the test program of described Keysheet module, moves this keyboard test program by described JTAG simulator on described embedded core system, draws assessment result according to operation result;
(6) by USB master's mouth expansion peripheral function, communicate from mouth and described computer by USB, write driving and the test program of USB, on described embedded core system, move this USB test program, draw assessment result according to operation result by described JTAG simulator;
(7) described GPIO interface module is plugged on the described GPIO interface module socket, be connected to described embedded type CPU socket by described GPIO interface socket, write and drive and test program, on described embedded core system, move this GPIO test program by described JTAG simulator, draw assessment result according to operation result.
The appraisal procedure of described collecting sensor signal and processing is comprised to the appraisal procedure of described sensor signal conditioning circuit with to the appraisal procedure of described sensor network terminal transfer bus interface module; The appraisal procedure of described sensor signal conditioning circuit module is comprised the steps: to connect the described switching value modulate circuit and the described gain adjustment circuit of described sensor signal conditioning module; Write control program, designed system is inserted the sensors of various types signal, comprise analog signals, digital quantity signal or switching value signal, draw assessment result according to operation result; Appraisal procedure to described sensor network terminal transfer bus interface module comprises the steps: to connect described sensor network terminal transfer bus interface module, comprises described digital sensors interface, described Boolean value output sensor interface, described analog sensor interface and described local communication interface and described network communication interface; Write control program, finish simulation the on-the-spot test node of user's sensing network; The user is set up the required network configuration of application system by the described sensor network terminal transfer bus interface module of this evaluating system, this network configuration is carried out function and index test with the node that is connected, and test data is provided; Draw assessment result according to operation result.
Appraisal procedure to described local communication interface and described network communication interface comprises following concrete steps: each interface in described local communication interface module and the described network communication interface module is connected on the corresponding modular jack; Write the driving and the test program of described local communication interface and described network communication interface, on described embedded core system, move these test programs, draw assessment result according to operation result by described JTAG simulator.
The present invention is owing to take above technical scheme, and it has the following advantages: 1, because the present invention has adopted embedded system, so can realize the adjustment of transmission network and signal conditioning circuit.2, owing to the invention provides a kind of general sensor network terminal evaluating system and method, thus can carry out reasonable configuration and adjustment to hardware and software according to the needs of design, and to designed application system with transmission conditions are assessed and emulation.3, because the present invention can assess designed application system before hardware manufacturing, so shortened the design cycle greatly, reduced the system design cost, and improved the success rate of system design.4, preset plurality of function modules socket and some interface module sockets owing on the embedded core system of the present invention, so each functional module can constitute multifunctional estimation system with embedded core system by different combinations with each interface module.The present invention can be widely used in areas of information technology.
Description of drawings
Fig. 1 is a system architecture diagram of the present invention
Fig. 2 is the composition structural representation of network communication interface of the present invention
Fig. 3 is the structured flowchart of the embedded core system of 32-bit of the present invention
Fig. 4 is the structural representation of gain adjustment circuit of the present invention
Fig. 5 is the structural representation of Sensor Analog Relay System signal source of the present invention
Fig. 6 is a system monitor flow chart of the present invention
Fig. 7 is the flow chart of core system assessment external sensor of the present invention
Embodiment
Below in conjunction with drawings and Examples, the present invention is described in detail.
As shown in Figure 1, the present invention includes the embedded core system 1 of 32-bit, the combination more than one or in sensor signal conditioning circuit module 2, Sensor Analog Relay System signal source 3 and the sensor network terminal transfer bus interface module 4.
The control core that embedded core system 1 is an evaluating system is used for the contact between each parts of sensing network terminal internal system of coordinates user design.As shown in Figure 2, embedded core system comprises the embedded core system plate of 32-bit, 32-bit embedded type CPU 11, memory module 12, Keysheet module 13, display module 14, common interface module 15, usb interface module 16, JTAG (Joint Test Action Group) interface module 17 and GPIO (General Purpose Input/Output) interface module 18, preset the socket of embedded type CPU socket and above-mentioned plurality of function modules and the socket of some interface modules on the embedded system plate, be plugged with embedded type CPU 11 on the embedded type CPU socket on the system board.
In the present embodiment, embedded type CPU 11 is selected ARM series CPU (as S3C2410, but being not limited thereto) for use.Memory module 12 is used to store user program code and process data, comprises one of dynamic memory such as K4S561632C-TC75, nonvolatile storage such as NOR type U-K9F1208UDM-YC80 and NAND type FLASHSST39LF160 memory module or its memory module that constitutes.Keysheet module 13 is used for input command or parameter, comprises the keyboard interface module that one of contact button and capacitance key or its constitute, and can adopt USB interface formula keyboard, also can adopt touch screen interface.The keyboard interface module is connected to the embedded type CPU socket by the keyboard interface modular jack on the embedded core system plate.Display module 14 is used for display text or figure, comprise one of LED light-emitting diode indicating circuit display module and LCD LCD circuit display module or its display module that constitutes, display module is connected to the embedded type CPU socket by the display module socket on the embedded core system plate.The universal input/output interface I/0 that common interface module 15 is drawn for the embedded type CPU 11 of self-embedding formula core system 1.Usb interface module 16 meets 1.1 standards at least, and it comprises digital quantity USB interface, analog quantity USB interface and switching value USB interface.JTAG (Joint Test Action Group) interface 17 is an international standard test protocol interface, be connected with the embedded type CPU socket by the jtag interface modular jack on the embedded core system plate, be mainly used in the chip internal test and system is carried out emulation and debugging, can realize the online program debugging of embedded type CPU 11.GPIO (General Purpose Input/Output) interface module 18 is connected to embedded type CPU 11 sockets by the GPIO interface module socket on the embedded core system plate, embedded type CPU 11 utilizes GPIO interface module 18 output control information and input state information.
Sensor signal conditioning module 2 comprises switching value modulate circuit 21 and gain adjustment circuit 22.Sensor signal conditioning circuit module 2 is that designed test macro inserts the sensors of various types signal, realizes the test analysis to transducer.
As shown in Figure 3, gain adjustment circuit 22 comprises pre-amplification circuit 221, controllable gain amplifier 222 and A/D module 223.Pre-amplification circuit 221 amplifies the simulation small-signal of sensor acquisition, controllable gain amplifier 222 is used for the adjustment of the level match between different sensors output signal and this system, A/D module 223 is the analog/digital conversion of the analog sensor signal that collects, can comprise one of A/D interface module or its combination of serial line interface A/D circuit such as AD50 series and parallel interface A/D circuit such as AD574 formation.
Sensor Analog Relay System signal source 3 is provided for simulating required signal of sensor, so that evaluating system carries out analyzing and processing to the sensor measurement object.As shown in Figure 4, in evaluating system, provide the signal of similar certain sensor output signal according to the debugging needs by simulation signal generator 3, promptly in order to simulate certain sensor signal, it comprises D/A module 31 and controllable gain amplifier 32 two parts.D/A module 31 is carried out the digital-to-analog conversion with the data of embedded core system 1 output, generates the sensor signal of simulation by controllable gain amplifier 32.
Sensor network terminal transfer bus interface module 4 comprises digital sensors interface 41, Boolean value output sensor interface 42, analog sensor interface 43, local communication interface 44 and network communication interface 45.Local communication interface 44 comprises one of serial communication interface circuit, infrared transmission communication interface circuit and Bluetooth circuit or their combination.Network communication interface 45 comprises I2C interface 451, network interface 452, CAN bus interface 453 and 485 bus interface 454 (as shown in Figure 5).
An input of switching value modulate circuit 21 connects the switching value USB interface of embedded core system 1, and another input connects Boolean value output sensor interface 42, and output connects embedded core system 1 data/address bus; An input of gain adjustment circuit 22 connects the analog quantity USB interface of embedded core system 1, and another input connects analog sensor interface 43, and output connects the data/address bus of embedded core system 1; The input of Sensor Analog Relay System signal source 3 connects the digital quantity USB interface of embedded core system 1, and output is connected to the 3rd input of gain adjustment circuit 22 by the special purpose interface line; Digital sensors interface 41 is connected to embedded core system 1 by the digital universal interface, and local communication interface 44 is connected to embedded core system 1 by universal asynchronous receiver and transmitter, and network communication interface 45 is connected to embedded core system 1 by the special purpose interface line.
The sensing network on-the-spot test node of sensor network terminal transfer bus interface module 4 analog subscribers is for multi-form network configuration provides enough node test data.User's sensor network terminal inserts the structural system of sensing network design by network terminal transfer bus.
The present invention to the appraisal procedure of built-in sensing network terminal project organization comprise one, to the appraisal procedure of embedded core system 1, two, to the appraisal procedure of collecting sensor signal and processing, 3, to the appraisal procedure (wherein, the monitoring flow chart of system as shown in Figure 6) of local communication interface and network communication interface.The present invention at first assesses embedded core system 1, if can correctly discern embedded core system 1 by the JTAG driver on computers, then the testing evaluation result of this embedded core system 1 is normal, can further assess by this core system 1, otherwise embedded core system is designed again and assesses one of collecting sensor signal and processing, communication interface or their combination.
One, the appraisal procedure to embedded core system 1 comprises following concrete steps:
1, select embedded type CPU 11, present embodiment is selected the ARM9 of Samsung processor S3C2410 for use;
2, the jtag interface module 17 with embedded core system 1 is connected on the parallel port of computer by the JTAG simulator, and corresponding JTAG driver is installed on computers, if can correctly discern embedded type CPU 11 by the JTAG driver on computers, and carry out communication with it and connect, then can carry out the further checking of other functional modules, otherwise reselect embedded core CPU and assess by jtag interface module 17;
3, the user need write at Bootloader driver of the present invention, and be compiled as binary executable code, go among NAND FLASH or the NOR FLASH by the JTAG programming, as the code among the back FLASH that resets can copy among the SDROM, program code moves automatically, and the UART mouth by embedded core system sends detecting information to computer, if detecting information successfully sends, then this memory module is working properly, otherwise redesigns and assess;
4, the user writes LCD driving and test program, moves the LCD test program by the JTAG simulator on embedded core system, draws assessment result according to the LCD operation result;
5, the user writes keyboard drive and test program, moves the keyboard test program by the JTAG simulator on embedded core system, draws assessment result according to operation result;
6, USB master's mouth is used for expanding peripheral function, for example connect the first-class equipment of mouse, flash disk and shooting, USB from mouth in order to communicate with computer, the user need write driving and the test program of USB, on embedded core system, move the USB test program by the JTAG simulator, draw assessment result according to operation result;
7, GPIO interface module 18 is plugged on the GPIO interface module socket, be connected to the embedded type CPU socket by the GPIO interface socket, according to required driving and the test program of writing corresponding function, on embedded core system, move these test programs by the JTAG simulator, draw assessment result according to operation result.
In above-mentioned evaluation process, by the running status and the operation result of computer monitoring embedded type CPU and other functional module and interface module.
Two,, the appraisal procedure of collecting sensor signal and processing is comprised to the appraisal procedure of sensor signal conditioning circuit with to the appraisal procedure of sensor network terminal transfer bus interface module.
Appraisal procedure to the sensor signal conditioning circuit module comprises following concrete steps: the switching value modulate circuit and the gain adjustment circuit that connect the sensor signal conditioning circuit module; Write control program, designed system is inserted the sensors of various types signal, comprise analog signals, digital quantity signal or switching value signal, draw assessment result (as shown in Figure 7) according to operation result.
Appraisal procedure to sensor network terminal transfer bus interface module comprises following concrete steps: connect sensor network terminal transfer bus interface module, comprise digital sensors interface, Boolean value output sensor interface, analog sensor interface and local communication interface and network communication interface; Write control program, finish simulation the on-the-spot test node of user's sensing network; The user is set up the required network configuration of application system by the sensor network terminal transfer bus interface module of this evaluating system, this network configuration is carried out function and index test with the node that is connected, and test data is provided; Draw assessment result according to operation result.
Three, the appraisal procedure to local communication interface module and network communication interface module comprises following concrete steps: each interface in local communication interface module and the network communication interface module is connected on the corresponding modular jack; Write the driving and the test program of communication and network interface, on embedded core system, move these test programs, draw assessment result according to operation result by the JTAG simulator.
Claims (10)
1. built-in sensing network terminal evaluating system, it is characterized in that: it comprises the embedded core system of 32-bit, and in the sensor signal conditioning circuit module that is connected with described embedded core system, Sensor Analog Relay System signal source and the sensor network terminal transfer bus interface module more than one or one; Described embedded core system comprises the embedded core system plate of 32-bit, the 32-bit embedded type CPU, plurality of function modules and some interface modules, described functional module comprises memory module, Keysheet module, display module, described interface module comprises common interface module, usb interface module, jtag interface module and GPIO interface module, preset 32-bit embedded type CPU socket on the described embedded core system plate, the respective socket of described each functional module and the respective socket of described each interface module are plugged with described embedded type CPU on the described embedded type CPU socket on the described embedded core system plate; Described memory module comprises one of dynamic memory, nonvolatile storage and nand type memory module or its combination, and described memory module is connected to described embedded type CPU socket by the memory module socket on the described embedded core system plate; Described Keysheet module comprises the Keysheet module that one of contact button and capacitance key or its constitute, adopt USB interface formula keyboard or touch screen interface formula keyboard, described keyboard interface module is connected to described embedded type CPU socket by the keyboard interface modular jack on the described embedded core system plate; Described display module comprises one of LED light-emitting diode indicating circuit display module and LCD LCD circuit display module or its combination, and described display module is connected to described embedded type CPU socket by the display module socket on the described embedded core system plate; Described common interface module is the universal input/output interface I/O that draws from described embedded type CPU; Described usb interface module comprises digital quantity USB interface, analog quantity USB interface and switching value USB interface; Described jtag interface is connected with described embedded type CPU socket by the jtag interface modular jack on the described embedded core system plate; Described GPIO interface module is connected to described embedded type CPU socket by the GPIO interface module socket on the described embedded core system plate.
2. a kind of built-in sensing network terminal evaluating system as claimed in claim 1, it is characterized in that: described sensor network terminal transfer bus interface module comprises digital sensors interface, Boolean value output sensor interface, analog sensor interface, local communication interface and network communication interface, described local communication interface comprises one of serial communication interface circuit, infrared transmission communication interface circuit and Bluetooth circuit or their combination, and described network communication interface comprises I2C interface, network interface, CAN bus interface and 485 bus interface; Described digital sensors interface is connected to described embedded core system by the digital universal interface on the described embedded core system, described local communication interface is connected to described embedded core system by the asynchronous interface on the general described embedded core system, and described network communication interface is connected to described embedded core system by the special purpose interface line.
3. a kind of built-in sensing network terminal evaluating system as claimed in claim 1, it is characterized in that: described sensor signal conditioning circuit module comprises switching value modulate circuit and gain adjustment circuit, an input of described switching value modulate circuit connects the described switching value USB interface on the described embedded core system, another input connects the described Boolean value output sensor interface of described sensor network terminal transfer bus interface module by the special purpose interface line, and output connects the data/address bus of described embedded core system; An input of described gain adjustment circuit connects the described analog quantity USB interface on the described embedded core system, another input connects the described analog sensor interface by the described sensor network terminal transfer bus of special purpose interface line interface module, and output connects the data/address bus of described embedded core system; The input of described Sensor Analog Relay System signal source connects the described digital quantity USB interface on the described embedded core system, and output is connected to the 3rd input of described gain adjustment circuit by the special purpose interface line.
4. a kind of built-in sensing network terminal evaluating system as claimed in claim 2, it is characterized in that: described sensor signal conditioning circuit module comprises switching value modulate circuit and gain adjustment circuit, an input of described switching value modulate circuit connects the described switching value USB interface on the described embedded core system, another input connects the described Boolean value output sensor interface of described sensor network terminal transfer bus interface module by the special purpose interface line, and output connects the data/address bus of described embedded core system; An input of described gain adjustment circuit connects the described analog quantity USB interface on the described embedded core system, another input connects the described analog sensor interface by the described sensor network terminal transfer bus of special purpose interface line interface module, and output connects the data/address bus of described embedded core system; The input of described Sensor Analog Relay System signal source connects the described digital quantity USB interface on the described embedded core system, and output is connected to the 3rd input of described gain adjustment circuit by the special purpose interface line.
5. as claim 1 or 2 or 3 or 4 described a kind of built-in sensing network terminal evaluating systems, it is characterized in that: described gain adjustment circuit comprises pre-amplification circuit, controllable gain amplifier and A/D module, and described A/D module comprises one of serial line interface A/D circuit and parallel interface A/D circuit or its combination; Two inputs of described pre-amplification circuit connect described analog sensor interface and described Sensor Analog Relay System signal source respectively, its output connects an input of described controllable gain amplifier, another input of described controllable gain amplifier connects the output of GPIO interface module, the output of described controllable gain amplifier connects the input of described A/D module, and the output of described A/D module connects the input of described GPIO interface module.
6. as claim 1 or 2 or 3 or 4 described a kind of built-in sensing network terminal evaluating systems, it is characterized in that: described Sensor Analog Relay System signal source comprises D/A module and controllable gain amplifier; Two outputs of described GPIO interface module connect the input of described D/A module and an input of described controllable gain amplifier respectively, and the output of described D/A module connects another input of described controllable gain amplifier.
7. a kind of built-in sensing network terminal evaluating system as claimed in claim 5 is characterized in that: described Sensor Analog Relay System signal source comprises D/A module and controllable gain amplifier; Two outputs of described GPIO interface module connect the input of described D/A module and an input of described controllable gain amplifier respectively, and the output of described D/A module connects another input of described controllable gain amplifier.
8. built-in sensing network terminal appraisal procedure is characterized in that: it comprises appraisal procedure to described embedded core system, to the appraisal procedure of collecting sensor signal and processing and to the appraisal procedure of local communication interface and network communication interface; At first described embedded core system is assessed, computer is discerned described embedded core system by the JTAG driver, after the test result of described embedded core system is normal, further collecting sensor signal and one of processing, described local communication interface and described network communication interface or their combination are assessed by described embedded core system, otherwise described embedded core system is designed again and assesses; Appraisal procedure to described embedded core system comprises the steps:
(1) selects the embedded core CPU of 32-bit;
(2) the described jtag interface module with described embedded core CPU is connected on the parallel port of computer by the JTAG simulator, and described JTAG driver is installed on described computer, described computer is discerned described embedded core CPU by described JTAG driver, and carry out communication with it and be connected, after described embedded core CPU test is normal, by described embedded core CPU other module is launched assessment, otherwise reselect described embedded core CPU and assess;
(3) user need write at Bootloader driver of the present invention, and be compiled as binary executable code, and programming is gone among NAND FLASH or the NOR FLASH, program code automatically operation and the UART mouth transmission detecting information by described embedded system to described computer, detecting information successfully sends, then described memory module is working properly, otherwise redesigns and assess;
(4) user writes the driving and the test program of described display module, moves this test program by described JTAG simulator on described embedded core system, draws assessment result according to operation result;
(5) user writes the driving and the test program of described Keysheet module, moves this keyboard test program by described JTAG simulator on described embedded core system, draws assessment result according to operation result;
(6) by USB master's mouth expansion peripheral function, communicate from mouth and described computer by USB, write driving and the test program of USB, on described embedded core system, move this USB test program, draw assessment result according to operation result by described JTAG simulator;
(7) described GPIO interface module is plugged on the described GPIO interface module socket, be connected to described embedded type CPU socket by described GPIO interface socket, write and drive and test program, on described embedded core system, move this GPIO test program by described JTAG simulator, draw assessment result according to operation result.
9. a kind of built-in sensing network terminal appraisal procedure as claimed in claim 8 is characterized in that: the appraisal procedure of described collecting sensor signal and processing is comprised to the appraisal procedure of described sensor signal conditioning circuit with to the appraisal procedure of described sensor network terminal transfer bus interface module;
The appraisal procedure of described sensor signal conditioning circuit module is comprised the steps: to connect the described switching value modulate circuit and the described gain adjustment circuit of described sensor signal conditioning module; Write control program, designed system is inserted the sensors of various types signal, comprise analog signals, digital quantity signal or switching value signal, draw assessment result according to operation result;
Appraisal procedure to described sensor network terminal transfer bus interface module comprises the steps: to connect described sensor network terminal transfer bus interface module, comprises described digital sensors interface, described Boolean value output sensor interface, described analog sensor interface and described local communication interface and described network communication interface; Write control program, finish simulation the on-the-spot test node of user's sensing network; The user is set up the required network configuration of application system by the described sensor network terminal transfer bus interface module of this evaluating system, this network configuration is carried out function and index test with the node that is connected, and test data is provided; Draw assessment result according to operation result.
10. a kind of as claimed in claim 8 or 9 built-in sensing network terminal appraisal procedure is characterized in that: the appraisal procedure to described local communication interface and described network communication interface comprises following concrete steps: each interface in described local communication interface module and the described network communication interface module is connected on the corresponding modular jack; Write the driving and the test program of described local communication interface and described network communication interface, on described embedded core system, move these test programs, draw assessment result according to operation result by described JTAG simulator.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2007101195933A CN101146002B (en) | 2007-07-26 | 2007-07-26 | An evaluation system and method for built-in sensing network terminal |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2007101195933A CN101146002B (en) | 2007-07-26 | 2007-07-26 | An evaluation system and method for built-in sensing network terminal |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101146002A true CN101146002A (en) | 2008-03-19 |
| CN101146002B CN101146002B (en) | 2010-07-14 |
Family
ID=39208314
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2007101195933A Expired - Fee Related CN101146002B (en) | 2007-07-26 | 2007-07-26 | An evaluation system and method for built-in sensing network terminal |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101146002B (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102222056A (en) * | 2010-04-13 | 2011-10-19 | 鸿富锦精密工业（深圳）有限公司 | Electronic equipment with embedded system |
| CN104280056A (en) * | 2014-10-27 | 2015-01-14 | 中国科学院上海高等研究院 | Modular embedded type sensor monitoring system |
| CN105117255A (en) * | 2015-08-28 | 2015-12-02 | 青岛中星微电子有限公司 | Boot method and apparatus for BootLoader program |
| CN105812030A (en) * | 2016-03-10 | 2016-07-27 | 东华大学 | Sensor general interface based on low power consumption bluetooth technology |
| CN109308377A (en) * | 2018-08-21 | 2019-02-05 | 北京联合大学 | A kind of comprehensive avionics training device assessment system and method |
| CN112379744A (en) * | 2020-12-06 | 2021-02-19 | 上海镭隆科技发展有限公司 | Integrated high-performance information processing system development and verification system and implementation method thereof |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1204517C (en) * | 2003-01-15 | 2005-06-01 | 西安交通大学 | Restructurable hardware designing platform for intelligent electric equipment |
| CN1226845C (en) * | 2003-08-27 | 2005-11-09 | 武汉理工大学 | Embedded intellgient high speed signal collection monitoring system |
| CN100390829C (en) * | 2006-06-30 | 2008-05-28 | 北京科技大学 | Monitoring system on site level of flow industrial equipment in large scale based on wireless sensor network |
-
2007
- 2007-07-26 CN CN2007101195933A patent/CN101146002B/en not_active Expired - Fee Related
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102222056A (en) * | 2010-04-13 | 2011-10-19 | 鸿富锦精密工业（深圳）有限公司 | Electronic equipment with embedded system |
| CN104280056A (en) * | 2014-10-27 | 2015-01-14 | 中国科学院上海高等研究院 | Modular embedded type sensor monitoring system |
| CN105117255A (en) * | 2015-08-28 | 2015-12-02 | 青岛中星微电子有限公司 | Boot method and apparatus for BootLoader program |
| CN105812030A (en) * | 2016-03-10 | 2016-07-27 | 东华大学 | Sensor general interface based on low power consumption bluetooth technology |
| CN109308377A (en) * | 2018-08-21 | 2019-02-05 | 北京联合大学 | A kind of comprehensive avionics training device assessment system and method |
| CN112379744A (en) * | 2020-12-06 | 2021-02-19 | 上海镭隆科技发展有限公司 | Integrated high-performance information processing system development and verification system and implementation method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101146002B (en) | 2010-07-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101146002B (en) | An evaluation system and method for built-in sensing network terminal | |
| CN101908266A (en) | Chromacoder, signal processing apparatus and conversion of signals transfer system | |
| CN102968377A (en) | Virtual machine technique based airborne software system testing general platform | |
| TWI582596B (en) | Communication system with multiple serial ports for automatically identifying device types and communication protocols and method thereof | |
| CN103605359A (en) | Automobile diagnostic system and method | |
| CN102854877A (en) | Function test system and test method of automobile body control module | |
| CN103544100A (en) | Method, system and client side for testing APP of portable data processing equipment | |
| CN101419582B (en) | MVB/USB adapter based on SOPC technology and communication method thereof | |
| CN201867793U (en) | Debugging system of basic input/output system | |
| CN106842152A (en) | Airborne fire control radar online system failure diagnosis | |
| CN115454903A (en) | Automatic interface plugging and unplugging control device and method | |
| CN102053898A (en) | Method for testing bus interface on PCIE (Peripheral Component Interface Express) slot of host and read-write test method thereof | |
| CN104899140A (en) | Test method for mobile terminal assembly | |
| CN102879732B (en) | Method and system for testing board card | |
| TWI420318B (en) | A non-intrusive general-purpose common busbar switching device | |
| CN102467243B (en) | Keyboard matrix analysis structure and method | |
| CN102568602B (en) | Flash memory development system | |
| CN107704417A (en) | The method and its communication system to be communicated with equipment under test | |
| CN103414622A (en) | Simulation method based on CAN buses | |
| CN114280456A (en) | Method, device and system for ELFR test of chip | |
| CN203117963U (en) | Debugging system and device for providing graphical pin interface | |
| CN104636247A (en) | Testing device and testing method thereof | |
| CN106406154A (en) | Debugging system and control method thereof | |
| CN220752568U (en) | Industrial computer detection system | |
| CN210428425U (en) | General DSP chip debugging interface equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20100714 Termination date: 20120726 |