CN101131594A - A DDS signal generator and its waveform storage depth control method - Google Patents

A DDS signal generator and its waveform storage depth control method Download PDF

Info

Publication number
CN101131594A
CN101131594A CNA200610112620XA CN200610112620A CN101131594A CN 101131594 A CN101131594 A CN 101131594A CN A200610112620X A CNA200610112620X A CN A200610112620XA CN 200610112620 A CN200610112620 A CN 200610112620A CN 101131594 A CN101131594 A CN 101131594A
Authority
CN
China
Prior art keywords
waveform
wave data
storage
signal generator
waveform data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA200610112620XA
Other languages
Chinese (zh)
Other versions
CN100535823C (en
Inventor
王悦
王铁军
李维森
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Rigol Technologies Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CNB200610112620XA priority Critical patent/CN100535823C/en
Publication of CN101131594A publication Critical patent/CN101131594A/en
Application granted granted Critical
Publication of CN100535823C publication Critical patent/CN100535823C/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Electrophonic Musical Instruments (AREA)

Abstract

本发明为一种DDS信号发生器及其波形存储深度控制方法,根据波形数据长度设置波形存储空间深度,并将波形数据存入相应深度的波形存储空间中;将所述波形存储空间中的一个波形数据按一定顺序进行外部存储;获取外部存储的波形数据长度;根据外部存储的波形数据的起始波形数据点相位地址累加出下一个波形数据点的相位地址;根据所述的波形数据长度,将所述的相位地址映射到外部存储的波形数据地址上;将外部存储的波形数据经数模转换处理后构造波形输出。用于根据任意波形采样点的数量,重构出一种既不使波形失真又能充分利用存储空间的存储深度控制机制,既可以满足存放更多短波形的要求又可以满足存放长波形的要求。

Figure 200610112620

The invention relates to a DDS signal generator and a waveform storage depth control method thereof. The depth of the waveform storage space is set according to the length of the waveform data, and the waveform data is stored in the waveform storage space of the corresponding depth; one of the waveform storage spaces The waveform data is stored externally in a certain order; the length of the externally stored waveform data is obtained; the phase address of the next waveform data point is accumulated according to the phase address of the initial waveform data point of the externally stored waveform data; according to the length of the waveform data, The phase address is mapped to the address of the waveform data stored externally; the waveform data stored externally is processed by digital-to-analog conversion to construct a waveform output. It is used to reconstruct a memory depth control mechanism that does not distort the waveform and can make full use of the storage space according to the number of arbitrary waveform sampling points, which can meet the requirements of storing more short waveforms and meet the requirements of storing long waveforms .

Figure 200610112620

Description

一种DDS信号发生器及其波形存储深度控制方法 A DDS signal generator and its waveform storage depth control method

技术领域technical field

本发明涉及信号发生器技术,特别涉及对直接数字频率合成(DDS:DirectDigital Frequency Synthesis)信号发生器波形存储深度的控制,具体的讲是一种DDS信号发生器及其波形存储深度控制方法。The present invention relates to signal generator technology, in particular to the control of waveform storage depth of Direct Digital Frequency Synthesis (DDS: DirectDigital Frequency Synthesis) signal generator, specifically a DDS signal generator and its waveform storage depth control method.

背景技术Background technique

如图1所示,DDS信号发生器的整体架构一般包括人机界面,波形存储器,频率合成单元,波形控制单元和模拟单元。波形存储器存放着一个波形周期内的采样点;频率合成单元根据频率设置产生不同的波形相位变换点,并从波形存储器中提取出相应相位的采样点幅度;波形控制单元则控制着波形的幅度,偏移等相关参数;模拟单元是将采样点重构成模拟信号进行输出。As shown in Figure 1, the overall architecture of a DDS signal generator generally includes a man-machine interface, a waveform memory, a frequency synthesis unit, a waveform control unit and an analog unit. The waveform memory stores the sampling points within a waveform period; the frequency synthesis unit generates different waveform phase transformation points according to the frequency setting, and extracts the sampling point amplitude of the corresponding phase from the waveform memory; the waveform control unit controls the amplitude of the waveform. Offset and other related parameters; the analog unit reconstructs the sampling point into an analog signal for output.

但是,实际上并不是所有的波形都需要占用全部的波形存储空间就可以重构出符合要求的波形。而且对于任意波形而言,DDS信号发生器为用户提供的内部波形存储空间均为固定长度的波形存储空间,对于波形采样点少于这个长度的任意波形也不得不占用一个存储空间,这是非常浪费的。而对于大于这个长度的任意波形又无法存放到一个存储空间中,这便因无法利用剩余的存储空间而造成存储空间的巨大浪费,无法满足不同长度任意波形存储的要求。However, in fact, not all waveforms need to occupy all the waveform storage space to reconstruct a waveform that meets the requirements. Moreover, for arbitrary waveforms, the internal waveform storage space provided by the DDS signal generator for users is a fixed-length waveform storage space. For arbitrary waveforms whose waveform sampling points are less than this length, a storage space has to be occupied, which is very important. wasteful. Arbitrary waveforms longer than this length cannot be stored in one storage space, which causes a huge waste of storage space because the remaining storage space cannot be used, and cannot meet the storage requirements of arbitrary waveforms of different lengths.

发明内容Contents of the invention

本发明提供一种DDS信号发生器及其波形存储深度控制方法,用于根据任意波形采样点的数量,重构出一种既不使波形失真又能充分利用存储空间的存储深度控制机制,既可以满足存放更多短波形的要求又可以满足存放长波形的要求。The present invention provides a DDS signal generator and its waveform storage depth control method, which are used to reconstruct a storage depth control mechanism that does not distort the waveform and fully utilizes the storage space according to the number of arbitrary waveform sampling points. It can meet the requirements for storing more short waveforms and also meet the requirements for storing long waveforms.

为了实现上述的发明目的,本发明的目的之一在于,提供一种DDS信号发生器波形存储深度控制方法,所述方法包括以下步骤:根据波形数据长度设置波形存储空间深度,并将波形数据存入相应深度的波形存储空间中;将所述波形存储空间中的一个波形数据按一定顺序进行外部存储;获取外部存储的波形数据长度;根据外部存储的波形数据的起始波形数据点相位地址累加出下一个波形数据点的相位地址;根据所述的波形数据长度,将所述的相位地址映射到外部存储的波形数据地址上;将外部存储的波形数据经数模转换处理后构造波形输出。In order to achieve the above-mentioned purpose of the invention, one of the purposes of the present invention is to provide a method for controlling the waveform storage depth of a DDS signal generator. The method includes the following steps: setting the depth of the waveform storage space according to the length of the waveform data, and storing the waveform data into the waveform storage space of the corresponding depth; store a waveform data in the waveform storage space externally in a certain order; obtain the length of the waveform data stored externally; accumulate the phase address of the initial waveform data point according to the waveform data stored externally Get the phase address of the next waveform data point; according to the length of the waveform data, map the phase address to the address of the waveform data stored externally; convert the waveform data stored externally to construct a waveform output.

所述的获取外部存储的波形数据长度包括:判断读取波形数据的读取波形请求是否超过了对应的波形存储空间深度,如果是则卷回到外部存储的起始位置读取波形数据点。The acquisition of the length of the waveform data stored externally includes: judging whether the request to read the waveform data exceeds the depth of the corresponding waveform storage space, and if so, scrolling back to the initial position of the external storage to read the waveform data points.

本发明的另一目的在于,提供一种DDS信号发生器,包括:控制装置、波形存储器、波形处理装置、模拟单元、人机界面装置和显示装置;所述的控制装置分别与所述的波形处理装置、人机界面装置和显示装置相连接,所述的波形处理装置与模拟单元相连接;所述的DDS信号发生器还包括:存储深度控制单元,与所述的控制装置相连接,用于根据人机界面装置设置的存储空间深度控制所述的波形存储器存储相应长度的波形数据;外部存储器,与所述的波形处理装置相连接,用于将波形存储器中的一个波形数据按一定顺序进行存储;波形数据长度控制单元,用于获取外部存储器的波形数据点的相位地址,并根据所述的波形数据长度,将所述的相位地址映射到外部存储器的波形数据地址上;所述的模拟单元,用于接收外部存储器传来的波形数据,并对接收的波形数据进行数模转换处理后构造波形输出。Another object of the present invention is to provide a DDS signal generator, including: a control device, a waveform memory, a waveform processing device, an analog unit, a man-machine interface device and a display device; The processing device, the human-machine interface device and the display device are connected, and the waveform processing device is connected with the analog unit; the DDS signal generator also includes: a memory depth control unit, connected with the control device, used According to the depth of storage space set by the man-machine interface device, the waveform memory is controlled to store waveform data of corresponding length; the external memory is connected to the waveform processing device, and is used to store a waveform data in the waveform memory in a certain order storing; the waveform data length control unit is used to obtain the phase address of the waveform data point of the external memory, and according to the waveform data length, map the phase address to the waveform data address of the external memory; the The analog unit is used to receive the waveform data from the external memory, and perform digital-to-analog conversion processing on the received waveform data to construct a waveform output.

所述的波形处理装置包括:频率合成单元,用于向所述的外部存储器发送读取波形请求并读取波形数据传送给所述的模拟单元;所述的波形数据长度控制单元,截取频率合成单元对外部存储器的读取波形请求,判断读取波形请求的波形数据长度是否超过了对应的存储深度,如果是则卷回到外部存储器的起始位置读取波形数据点;如果否则将频率合成单元的相位映射到外部存储器的波形数据地址上。The waveform processing device includes: a frequency synthesis unit, which is used to send a waveform reading request to the external memory and transmit the read waveform data to the analog unit; the waveform data length control unit intercepts the frequency synthesis The unit reads the waveform request from the external memory, and judges whether the length of the waveform data requested by the read waveform exceeds the corresponding storage depth, and if so, rolls back to the initial position of the external memory to read the waveform data point; otherwise, synthesizes the frequency The phase of the unit is mapped to the waveform data address in the external memory.

所述的频率合成单元包括:相位累加器,用于根据外部存储器的波形数据的起始波形数据点相位地址累加出下一个波形数据点的相位地址。The frequency synthesis unit includes: a phase accumulator, which is used to accumulate the phase address of the next waveform data point according to the phase address of the initial waveform data point of the waveform data in the external memory.

所述的控制装置为DSP,在所述的DSP中集成有所述的存储深度控制单元。所述的波形处理装置为FPGA,所述的FPGA集成有频率合成单元、波形数据长度控制单元。The control device is a DSP, and the storage depth control unit is integrated in the DSP. The waveform processing device is an FPGA, and the FPGA is integrated with a frequency synthesis unit and a waveform data length control unit.

所述的人机界面装置为键盘、触摸屏、鼠标或通信接口。The man-machine interface device is a keyboard, a touch screen, a mouse or a communication interface.

所述的显示装置为LCD或等离子显示器。The display device is LCD or plasma display.

所述的波形存储器为FLASH,所述的外部存储器为SRAM。The waveform memory is FLASH, and the external memory is SRAM.

本发明的有益效果在于,通过提供一种DDS信号发生器及其波形存储深度控制方法,对于需要重现波形幅度细节的要求,信号发生器可以用全部的存储空间存放所有的波形,因为在DDS中波形点数越多,相位累加器就可以获得更准确的相位幅度值,减少相位噪声。让信号发生器精细地重现出每个采样点的幅度,整体再现波形幅度特征。The beneficial effect of the present invention is that, by providing a DDS signal generator and its waveform storage depth control method, the signal generator can store all waveforms with all the storage space for the requirement of reproducing the details of the waveform amplitude, because in DDS The more points in the waveform, the more accurate the phase amplitude value can be obtained by the phase accumulator, and the phase noise can be reduced. Let the signal generator reproduce the amplitude of each sampling point finely, and reproduce the amplitude characteristics of the waveform as a whole.

对于需要重现波形频率特性和基本幅度的要求,信号发生器需要较少的采样点,占有很少的存储空间利用DDS的优越特性就可以非常快捷地再现波形基本幅度特征了。For the requirement of reproducing the frequency characteristics and basic amplitude of the waveform, the signal generator needs fewer sampling points and occupies less storage space. By using the superior characteristics of DDS, the basic amplitude characteristics of the waveform can be reproduced very quickly.

附图说明Description of drawings

图1为现有技术中DDS信号发生器的结构框图;Fig. 1 is the structural block diagram of DDS signal generator in the prior art;

图2为本发明方法流程图;Fig. 2 is a flow chart of the method of the present invention;

图3为本发明的实施例1的结构框图;Fig. 3 is the structural block diagram of embodiment 1 of the present invention;

图4为本发明实施例2的DDS信号发生器的结构框图。FIG. 4 is a structural block diagram of a DDS signal generator according to Embodiment 2 of the present invention.

具体实施方式Detailed ways

以下结合附图说明本发明的具体实施方式。The specific embodiments of the present invention will be described below in conjunction with the accompanying drawings.

实施例1Example 1

本发明提供了一种DDS信号发生器波形存储深度控制方法,如图2所示,在普通DDS信号发生器中设置一个可变长度控制单元,该可变长度控制单元处于普通DDS信号发生器的频率合成单元和波形存储器之间,用于控制频率合成单元对波形存储器的存取控制。The present invention provides a DDS signal generator waveform storage depth control method, as shown in Figure 2, a variable length control unit is set in the common DDS signal generator, the variable length control unit is located in the common DDS signal generator Between the frequency synthesis unit and the waveform memory, used to control the access control of the frequency synthesis unit to the waveform memory.

首先,波形深度是通过人机界面下传到存储深度控制单元中,存储控制单元截取频率合成单元对波形存储器的读取请求,一旦发现波形请求超过了设置的存储深度,就卷回到波形存储器的开头读取波形点。其中的具体步骤为(如图3所示):根据波形数据长度设置波形存储空间深度,并将波形数据存入相应深度的波形存储空间中;将所述波形存储空间中的一个波形数据按一定顺序进行外部存储;获取外部存储的波形数据长度;根据外部存储的波形数据的起始波形数据点相位地址累加出下一个波形数据点的相位地址;根据所述的波形数据长度,将所述的相位地址映射到外部存储的波形数据地址上;将外部存储的波形数据经数模转换处理后构造波形输出。First, the waveform depth is downloaded to the storage depth control unit through the man-machine interface. The storage control unit intercepts the read request of the frequency synthesis unit to the waveform memory. Once the waveform request is found to exceed the set storage depth, it will roll back to the waveform memory. The beginning of the read waveform point. The specific steps are (as shown in Figure 3): set the depth of the waveform storage space according to the length of the waveform data, and store the waveform data into the waveform storage space of the corresponding depth; Sequentially carry out external storage; obtain the length of the waveform data stored externally; accumulate the phase address of the next waveform data point according to the phase address of the initial waveform data point of the externally stored waveform data; according to the length of the waveform data, the The phase address is mapped to the address of the waveform data stored externally; the waveform data stored externally is processed by digital-to-analog conversion to construct the waveform output.

所述的获取外部存储的波形数据长度包括:判断读取波形数据的读取波形请求是否超过了对应的波形存储空间深度,如果是则卷回到外部存储的起始位置读取波形数据点。如果否则将频率合成单元的相位映射到外部存储器的波形数据地址上。The acquisition of the length of the waveform data stored externally includes: judging whether the request to read the waveform data exceeds the depth of the corresponding waveform storage space, and if so, scrolling back to the initial position of the external storage to read the waveform data points. Otherwise, map the phase of the frequency synthesis unit to the waveform data address of the external memory.

实施例2Example 2

本发明提供了一种DDS信号发生器。如图4所示,采用数字信号处理(DSP)芯片为控制装置,采用闪存(FLASH)为波形存储器,采用现场可编程门阵列(FPGA)为波形处理装置,模拟单元仍采用普通DDS信号发生器的数模转换和模拟部分,采用键盘为人机界面装置和液晶显示器(LCD)为显示装置;DSP分别与FPGA、键盘和LCD相连接,FPGA与模拟单元相连接。The invention provides a DDS signal generator. As shown in Figure 4, the digital signal processing (DSP) chip is used as the control device, the flash memory (FLASH) is used as the waveform memory, the field programmable gate array (FPGA) is used as the waveform processing device, and the analog unit still uses a common DDS signal generator In the digital-to-analog conversion and simulation part, the keyboard is used as the human-machine interface device and the liquid crystal display (LCD) is used as the display device; the DSP is connected with the FPGA, the keyboard and the LCD respectively, and the FPGA is connected with the analog unit.

在DSP中集成有一存储深度控制单元,用于根据键盘设置的存储空间深度控制FLASH存储相应长度的波形数据;A storage depth control unit is integrated in the DSP, which is used to control FLASH to store waveform data of corresponding length according to the storage space depth set by the keyboard;

采用SRAM为外部存储器,SRAM与FPGA相连接,用于将FLASH中的一个波形数据按一定顺序进行存储;SRAM is used as the external memory, and the SRAM is connected to the FPGA to store a waveform data in the FLASH in a certain order;

在FPGA中还集成有一波形数据长度控制单元,用于获取SRAM的波形数据点的相位地址,并根据所述的波形数据长度,将所述的相位地址映射到SRAM的波形数据地址上;A waveform data length control unit is also integrated in the FPGA, which is used to obtain the phase address of the waveform data point of the SRAM, and maps the phase address to the waveform data address of the SRAM according to the waveform data length;

所述的模拟单元,用于接收SRAM传来的波形数据,并对接收的波形数据进行数模转换处理后构造波形输出。The analog unit is used to receive waveform data from the SRAM, and perform digital-to-analog conversion on the received waveform data to construct a waveform output.

FPGA中还集成有频率合成单元,用于向所述的外部存储器发送读取波形请求并读取波形数据传送给所述的模拟单元;所述的波形数据长度控制单元,截取频率合成单元对外部存储器的读取波形请求,判断读取波形请求的波形数据长度是否超过了对应的存储深度,如果是则卷回到外部存储器的起始位置读取波形数据点;如果否则将频率合成单元的相位映射到外部存储器的波形数据地址上。A frequency synthesis unit is also integrated in the FPGA, which is used to send a read waveform request to the external memory and read waveform data to the analog unit; the waveform data length control unit intercepts the frequency synthesis unit to the external The memory reads the waveform request, and judges whether the length of the waveform data requested by the read waveform exceeds the corresponding storage depth, and if so, rolls back to the initial position of the external memory to read the waveform data point; otherwise, the phase of the frequency synthesis unit Mapped to the waveform data address of the external memory.

所述的频率合成单元包括:相位累加器,用于根据外部存储器的波形数据的起始波形数据点相位地址累加出下一个波形数据点的相位地址。The frequency synthesis unit includes: a phase accumulator, which is used to accumulate the phase address of the next waveform data point according to the phase address of the initial waveform data point of the waveform data in the external memory.

FPGA中集成的一波形数据长度控制单元是本发明DDS信号发生器的一个重要组成部分,它处于频率合成单元和波形存储器之间,控制着频率合成单元对波形存储器的存取控制。首先,波形深度是通过人机界面下传到存储深度控制单元中,存储控制单元截取频率合成单元对波形存储器的读取请求,一旦发现波形请求超过了设置的存储深度,就卷回到波形存储器的开头读取波形点。A waveform data length control unit integrated in the FPGA is an important part of the DDS signal generator of the present invention, it is between the frequency synthesis unit and the waveform memory, and controls the access control of the frequency synthesis unit to the waveform memory. First, the waveform depth is downloaded to the storage depth control unit through the man-machine interface. The storage control unit intercepts the read request of the frequency synthesis unit to the waveform memory. Once the waveform request is found to exceed the set storage depth, it will roll back to the waveform memory. The beginning of the read waveform point.

实施例2的可变的方案还包括:人机界面装置可为键盘、触摸屏、鼠标或通信接口或其组合。显示装置可为等离子显示器。A variable solution of Embodiment 2 further includes: the human-machine interface device may be a keyboard, a touch screen, a mouse, or a communication interface or a combination thereof. The display device can be a plasma display.

在本发明的DDS信号发生器中,以波形存储器容量为界,波形存储单元内的存储波形大小可以是任意长度。这样对于某些周期性强,频谱特性简单的波形可以存放较少的样点就可以通过频率合成(DDS)方式恢复出原来的波形。少的波形存储可以缩短人机界面切换波形时到实际输出完整波形之间的等待时间。尤其是信号发生器,它的数字部分往往和模拟部分之间是隔离的,为了减少两部分之间通信线路的数量,通常采取串行方式交互数据,这样短的波形必然会大大地缩短波形数据传送的时间,提高系统响应速度。In the DDS signal generator of the present invention, the size of the stored waveform in the waveform storage unit can be of any length, bounded by the capacity of the waveform memory. In this way, for some waveforms with strong periodicity and simple spectral characteristics, fewer samples can be stored and the original waveform can be restored by frequency synthesis (DDS). Less waveform storage can shorten the waiting time between when the man-machine interface switches the waveform and actually outputs the complete waveform. Especially for signal generators, its digital part is often isolated from the analog part. In order to reduce the number of communication lines between the two parts, serial data is usually used to exchange data. Such a short waveform will inevitably shorten the waveform data greatly. Transmission time, improve system response speed.

灵活的预存任意波形。信号发生器的一个重要应用就是编辑和存放任意波形,而系统所提供的任意波形存储空间(非波形存储空间)是非常有限的,只能存放几个固定长度的波形。而实际应用中用户提供的任意波形的长度是非常有限:远小于这个固定长度;或者任意波形的长度非常长:大于这个固定长度。这两种情况对于普通的信号发生器,要么浪费了存储空间,要么无法存储这么大的波形。而这个存储深度控制单元就可以很容易地解决了这个问题,对小波形可以存放的更多,对于大波形也存放的下。Flexible pre-stored arbitrary waveforms. An important application of the signal generator is to edit and store arbitrary waveforms, but the arbitrary waveform storage space (non-waveform storage space) provided by the system is very limited, and can only store several fixed-length waveforms. However, in practical applications, the length of the arbitrary waveform provided by the user is very limited: much smaller than this fixed length; or the length of the arbitrary waveform is very long: greater than this fixed length. In these two cases, for ordinary signal generators, either the storage space is wasted, or such a large waveform cannot be stored. And this storage depth control unit can easily solve this problem, it can store more for small waveforms, and it can also store for large waveforms.

对于需要重现波形幅度细节的要求,信号发生器可以用全部的存储空间存放所有的波形,因为在DDS中波形点数越多,相位累加器就可以获得更准确的相位幅度值,减少相位噪声。让信号发生器精细地重现出每个采样点的幅度,整体再现波形幅度特征。For the requirement of reproducing the details of the waveform amplitude, the signal generator can use all the storage space to store all the waveforms, because the more waveform points in DDS, the more accurate the phase amplitude value can be obtained by the phase accumulator, and the phase noise can be reduced. Let the signal generator reproduce the amplitude of each sampling point finely, and reproduce the amplitude characteristics of the waveform as a whole.

对于需要重现波形频率特性和基本幅度的要求,信号发生器需要较少的采样点,占有很少的存储空间利用DDS的优越特性就可以非常快捷地再现波形基本幅度特征了。For the requirement of reproducing the frequency characteristics and basic amplitude of the waveform, the signal generator needs fewer sampling points and occupies less storage space. By using the superior characteristics of DDS, the basic amplitude characteristics of the waveform can be reproduced very quickly.

以上具体实施方式仅用于说明本发明,而非用于限定本发明。The above specific embodiments are only used to illustrate the present invention, but not to limit the present invention.

Claims (10)

1. DDS signal generator waveshape memory depth control method said method comprising the steps of:
According to Wave data length the waveform storage space degree of depth is set, and Wave data is deposited in the waveform storage space of respective depth;
A Wave data in the described waveform storage space is carried out exterior storage in certain sequence;
Obtain the Wave data length of exterior storage;
According to add up out the phase bit address of next waveform data points of the initial waveform data points phase bit address of the Wave data of exterior storage;
According to described Wave data length, with described phase place map addresses to the Wave data address of exterior storage;
Wave data structure waveform output after digital-to-analog conversion is handled with exterior storage.
2. method according to claim 1, it is characterized in that, the described Wave data length of obtaining exterior storage comprises: judge whether the waveform request of reading read Wave data has surpassed the corresponding waveform storage space degree of depth, if then rollback reads waveform data points to the reference position of exterior storage.
3. a DDS signal generator comprises: control device, wave memorizer, waveform processing device, analogue unit, human-computer interface device and display device; Described control device is connected with display device with described waveform processing device, human-computer interface device respectively, and described waveform processing device is connected with analogue unit; It is characterized in that described DDS signal generator also comprises:
The storage depth control module is connected with described control device, is used for controlling according to the storage space degree of depth of human-computer interface device setting the Wave data of described waveform memory stores respective length;
External memory storage is connected with described waveform processing device, is used for a Wave data of wave memorizer is stored in certain sequence;
Wave data length control module is used to obtain the phase bit address of the waveform data points of external memory storage, and according to described Wave data length, with described phase place map addresses to the Wave data address of external memory storage;
Described analogue unit is used to receive the Wave data that external memory storage transmits, and the Wave data that receives is carried out digital-to-analog conversion handle back structure waveform output.
4. DDS signal generator according to claim 3 is characterized in that, described waveform processing device comprises:
The frequency synthesis unit is used for sending to read the waveform request and read Wave data to described external memory storage sending described analogue unit to;
Described Wave data length control module, intercepting frequency synthesis unit is to the waveform request of reading of external memory storage, judge whether the Wave data length read the waveform request has surpassed corresponding storage depth, if then rollback reads waveform data points to the reference position of external memory storage; If otherwise with the phase mapping of frequency synthesis unit to the Wave data address of external memory storage.
5. DDS signal generator according to claim 4, it is characterized in that, described frequency synthesis unit comprises: phase accumulator is used for add up out the phase bit address of next waveform data points of initial waveform data points phase bit address according to the Wave data of external memory storage.
6. DDS signal generator according to claim 3 is characterized in that, described control device is DSP, is integrated with described storage depth control module in described DSP.
7. DDS signal generator according to claim 3 is characterized in that, described waveform processing device is FPGA, and described FPGA is integrated with frequency synthesis unit, Wave data length control module.
8. DDS signal generator according to claim 3 is characterized in that, described human-computer interface device is keyboard, touch-screen, mouse or communication interface.
9. DDS signal generator according to claim 3 is characterized in that, described display device is LCD or plasma display.
10. DDS signal generator according to claim 3 is characterized in that, described wave memorizer is FLASH, and described external memory storage is SRAM.
CNB200610112620XA 2006-08-25 2006-08-25 DDS signal generator and waveshape memory depth control method thereof Active CN100535823C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB200610112620XA CN100535823C (en) 2006-08-25 2006-08-25 DDS signal generator and waveshape memory depth control method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB200610112620XA CN100535823C (en) 2006-08-25 2006-08-25 DDS signal generator and waveshape memory depth control method thereof

Publications (2)

Publication Number Publication Date
CN101131594A true CN101131594A (en) 2008-02-27
CN100535823C CN100535823C (en) 2009-09-02

Family

ID=39128883

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB200610112620XA Active CN100535823C (en) 2006-08-25 2006-08-25 DDS signal generator and waveshape memory depth control method thereof

Country Status (1)

Country Link
CN (1) CN100535823C (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102193106A (en) * 2010-03-18 2011-09-21 长江大学 Method for generating frequency sweeping signal special for controllable seismic source
CN102467152A (en) * 2010-11-03 2012-05-23 北京普源精电科技有限公司 Method, device and system for realizing amplitude modulation and amplitude keying functions in signal source
CN102497205A (en) * 2011-11-28 2012-06-13 杭州电子科技大学 Improved DDS signal generator and signal generating method
CN102109876B (en) * 2009-12-28 2015-07-15 北京普源精电科技有限公司 Signal generator with higher waveform data reading speed
CN106444963A (en) * 2016-11-30 2017-02-22 桂林电子科技大学 Programmable DDS arbitrary waveform signal generator
CN106444962A (en) * 2016-11-30 2017-02-22 桂林电子科技大学 A Drawing Arbitrary Waveform Signal Generator
CN111190540A (en) * 2019-12-25 2020-05-22 晶晨半导体(上海)股份有限公司 Control method and device for write balance of memory interface

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102109876B (en) * 2009-12-28 2015-07-15 北京普源精电科技有限公司 Signal generator with higher waveform data reading speed
CN102193106A (en) * 2010-03-18 2011-09-21 长江大学 Method for generating frequency sweeping signal special for controllable seismic source
CN102467152A (en) * 2010-11-03 2012-05-23 北京普源精电科技有限公司 Method, device and system for realizing amplitude modulation and amplitude keying functions in signal source
CN102467152B (en) * 2010-11-03 2016-05-11 苏州普源精电科技有限公司 In signal source, realize method, the Apparatus and system of amplitude modulation and amplitude keying functions
CN102497205A (en) * 2011-11-28 2012-06-13 杭州电子科技大学 Improved DDS signal generator and signal generating method
CN102497205B (en) * 2011-11-28 2013-09-18 杭州电子科技大学 Improved DDS signal generator and signal generating method
CN106444963A (en) * 2016-11-30 2017-02-22 桂林电子科技大学 Programmable DDS arbitrary waveform signal generator
CN106444962A (en) * 2016-11-30 2017-02-22 桂林电子科技大学 A Drawing Arbitrary Waveform Signal Generator
CN111190540A (en) * 2019-12-25 2020-05-22 晶晨半导体(上海)股份有限公司 Control method and device for write balance of memory interface
CN111190540B (en) * 2019-12-25 2021-06-04 晶晨半导体(上海)股份有限公司 Control method and device for write balance of memory interface

Also Published As

Publication number Publication date
CN100535823C (en) 2009-09-02

Similar Documents

Publication Publication Date Title
CN200941168Y (en) A DDS signal generator
CN101131594A (en) A DDS signal generator and its waveform storage depth control method
CN104520817B (en) Apparatus and method for emulating a multi-port memory
CN104471540B (en) Pass through the Memory Sharing of Unified Memory Architecture
CN105830059B (en) File access method, device and storage equipment
CN101231877B (en) Method for accessing M memory addresses of N-port memory and N-port memory
Khedkar et al. High speed FPGA-based data acquisition system
CN102999432B (en) Memory controller
CN102468826A (en) Multifunctional signal generator
US20120246352A1 (en) Data processing systems for audio signals and methods of operating same
CN102109874B (en) Multi-path signal generator
CN103048644B (en) Matrix transposing method of SAR (synthetic aperture radar) imaging system and transposing device
CN116010299A (en) Data processing method, device, equipment and readable storage medium
CN100517498C (en) First in first out memory without read delay
CN115728566B (en) Signal generating device, measurement and control system and quantum computer
CN104753500B (en) A kind of arbitrary waveform generator
CN114626005A (en) An FPGA Implementation Method of CS Algorithm in Video SAR Real-time Imaging
US7511713B2 (en) Method and apparatus for high rate concurrent read-write applications
CN117196931B (en) Sensor array-oriented data processing method, FPGA and electronic equipment
CN104850453A (en) Android based method for implementing portable virtual instrument
WO2003009301A9 (en) Storage device
US6928027B2 (en) Virtual dual-port synchronous RAM architecture
CN103178810B (en) A kind of disappear with waveform trembles the signal generator of function and the fluttering method that disappears
TW200832220A (en) Digital signal processor
CN205228473U (en) Miniature navigational computer based on field programmable gate array

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Free format text: FORMER OWNER: WANG TIEJUN LI WEISEN

Owner name: BEIJING RIGOL TECHNOLOGIES, INC.

Free format text: FORMER OWNER: WANG YUE

Effective date: 20110511

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20110511

Address after: 102206 Beijing City, Shahe Town, step on the river village, No. 156

Patentee after: Beijing Rigol Technologies, Inc.

Address before: 102206 Beijing City, Shahe Town, step on the river village, No. 156

Co-patentee before: Wang Tiejun

Patentee before: Wang Yue

Co-patentee before: Li Weisen