CN101131594A - DDS signal generator and waveshape memory depth control method thereof - Google Patents
DDS signal generator and waveshape memory depth control method thereof Download PDFInfo
- Publication number
- CN101131594A CN101131594A CNA200610112620XA CN200610112620A CN101131594A CN 101131594 A CN101131594 A CN 101131594A CN A200610112620X A CNA200610112620X A CN A200610112620XA CN 200610112620 A CN200610112620 A CN 200610112620A CN 101131594 A CN101131594 A CN 101131594A
- Authority
- CN
- China
- Prior art keywords
- waveform
- wave data
- storage
- wave
- signal generator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Electrophonic Musical Instruments (AREA)
Abstract
This invention is a sort of DDS signal generator and control method of wave storage deepness, the space deepness of wave storage is set according to the wave data length, and it makes the wave data to be deposited to the wave storage space of the corresponding deepness. A wave data of this wave storage space progresses the exterior storage according to the stated order. It obtains the wave data length of the exterior storage. It accumulates the wave data length of the next wave data point according to the corresponding position of the initiative wave data point of the wave data of the exterior storage. It mappings this corresponding address to the wave data address of the exterior storage according to this wave data length. It makes the wave data of the exterior storage to be structured to the wave by the digifax transition and exports it. It is used for restructuring a sort of control mechanism of the storage deepness that it does not work the wave distortion and it makes the best of the storage deepness according to the quantity of the random wave sampling point. It not only satisfies the request of the storage of the more shortwave but also the long wave.
Description
Technical field
The present invention relates to the signal generator technology, being particularly related to the control to Direct Digital frequency synthesis (DDS:DirectDigital Frequency Synthesis) signal generator waveform storage depth, is a kind of DDS signal generator and waveshape memory depth control method thereof concretely.
Background technology
As shown in Figure 1, the overall architecture of DDS signal generator generally comprises man-machine interface, wave memorizer, frequency synthesis unit, Waveform Control unit and analogue unit.Wave memorizer is being deposited the sampled point in the wave period; The frequency synthesis unit produces different waveform phase change points according to frequency configuration, and extracts the sampled point amplitude of respective phase from wave memorizer; The amplitude of waveform is then being controlled in the Waveform Control unit, correlation parameters such as skew; Analogue unit is sampled point to be reconstituted simulating signal export.
But in fact not all waveform all needs to take whole waveform storage spaces just can reconstruct satisfactory waveform.And for random waveform, the inside waveform storage space that the DDS signal generator provides for the user is the waveform storage space of regular length, the random waveform that is less than this length for the waveform sampling point also has to take a storage space, and this wastes very much.And can't be stored in the storage space for the random waveform greater than this length, this can't satisfy the requirement of different length random waveform storage just because of utilizing remaining storage space to cause the huge waste of storage space.
Summary of the invention
The invention provides a kind of DDS signal generator and waveshape memory depth control method thereof, be used for quantity according to the random waveform sampled point, reconstruct a kind of storage depth controlling mechanism that neither makes waveform distortion can make full use of storage space again, not only can satisfy the requirement of depositing more shortwave shapes but also can satisfy the requirement of depositing long wave shape.
In order to realize above-mentioned goal of the invention, one of purpose of the present invention is, a kind of DDS signal generator waveshape memory depth control method is provided, said method comprising the steps of: according to Wave data length the waveform storage space degree of depth is set, and Wave data is deposited in the waveform storage space of respective depth; A Wave data in the described waveform storage space is carried out exterior storage in certain sequence; Obtain the Wave data length of exterior storage; According to add up out the phase bit address of next waveform data points of the initial waveform data points phase bit address of the Wave data of exterior storage; According to described Wave data length, with described phase place map addresses to the Wave data address of exterior storage; Wave data structure waveform output after digital-to-analog conversion is handled with exterior storage.
The described Wave data length of obtaining exterior storage comprises: judge whether the waveform request of reading read Wave data has surpassed the corresponding waveform storage space degree of depth, if then rollback reads waveform data points to the reference position of exterior storage.
Another object of the present invention is to, a kind of DDS signal generator is provided, comprising: control device, wave memorizer, waveform processing device, analogue unit, human-computer interface device and display device; Described control device is connected with display device with described waveform processing device, human-computer interface device respectively, and described waveform processing device is connected with analogue unit; Described DDS signal generator also comprises: the storage depth control module, be connected with described control device, and be used for controlling the Wave data of described waveform memory stores respective length according to the storage space degree of depth of human-computer interface device setting; External memory storage is connected with described waveform processing device, is used for a Wave data of wave memorizer is stored in certain sequence; Wave data length control module is used to obtain the phase bit address of the waveform data points of external memory storage, and according to described Wave data length, with described phase place map addresses to the Wave data address of external memory storage; Described analogue unit is used to receive the Wave data that external memory storage transmits, and the Wave data that receives is carried out digital-to-analog conversion handle back structure waveform output.
Described waveform processing device comprises: the frequency synthesis unit is used for sending to read the waveform request and read Wave data to described external memory storage sending described analogue unit to; Described Wave data length control module, intercepting frequency synthesis unit is to the waveform request of reading of external memory storage, judge whether the Wave data length read the waveform request has surpassed corresponding storage depth, if then rollback reads waveform data points to the reference position of external memory storage; If otherwise with the phase mapping of frequency synthesis unit to the Wave data address of external memory storage.
Described frequency synthesis unit comprises: phase accumulator is used for add up out the phase bit address of next waveform data points of initial waveform data points phase bit address according to the Wave data of external memory storage.
Described control device is DSP, is integrated with described storage depth control module in described DSP.Described waveform processing device is FPGA, and described FPGA is integrated with frequency synthesis unit, Wave data length control module.
Described human-computer interface device is keyboard, touch-screen, mouse or communication interface.
Described display device is LCD or plasma display.
Described wave memorizer is FLASH, and described external memory storage is SRAM.
Beneficial effect of the present invention is, by a kind of DDS signal generator and waveshape memory depth control method thereof are provided, reappear the requirement of wave-shape amplitude details for needs, signal generator can be deposited all waveforms with whole storage spaces, because the data point number is many more in DDS, phase accumulator just can obtain phase amplitude value more accurately, reduces phase noise.The amplitude that allows signal generator reappear each sampled point subtly, overall reproduced wave-shape amplitude feature.
For the requirement of needs reproduction waveform frequency characteristic and basic amplitude, signal generator needs less sampled point, and the storage space that occupies seldom utilizes the advantageous characteristic of DDS just can reproduce waveform basic amplitude feature very quickly.
Description of drawings
Fig. 1 is the structured flowchart of DDS signal generator in the prior art;
Fig. 2 is the inventive method process flow diagram;
Fig. 3 is the structured flowchart of embodiments of the invention 1;
Fig. 4 is the structured flowchart of the DDS signal generator of the embodiment of the invention 2.
Embodiment
Below in conjunction with description of drawings the specific embodiment of the present invention.
Embodiment 1
The invention provides a kind of DDS signal generator waveshape memory depth control method, as shown in Figure 2, a variable-length control module is set in common DDS signal generator, this variable-length control module is between the frequency synthesis unit and wave memorizer of common DDS signal generator, is used for the access control of controlled frequency synthesis unit to wave memorizer.
At first, the waveform degree of depth is by passing under the man-machine interface in the storage depth control module, storage control unit intercepting frequency synthesis unit has surpassed the storage depth that is provided with to the request of reading of wave memorizer in case find the waveform request, reads data point with regard to rollback to the beginning of wave memorizer.Concrete steps wherein are (as shown in Figure 3): according to Wave data length the waveform storage space degree of depth is set, and Wave data is deposited in the waveform storage space of respective depth; A Wave data in the described waveform storage space is carried out exterior storage in certain sequence; Obtain the Wave data length of exterior storage; According to add up out the phase bit address of next waveform data points of the initial waveform data points phase bit address of the Wave data of exterior storage; According to described Wave data length, with described phase place map addresses to the Wave data address of exterior storage; Wave data structure waveform output after digital-to-analog conversion is handled with exterior storage.
The described Wave data length of obtaining exterior storage comprises: judge whether the waveform request of reading read Wave data has surpassed the corresponding waveform storage space degree of depth, if then rollback reads waveform data points to the reference position of exterior storage.If otherwise with the phase mapping of frequency synthesis unit to the Wave data address of external memory storage.
The invention provides a kind of DDS signal generator.As shown in Figure 4, adopting digital signal processing (DSP) chip is control device, adopting flash memory (FLASH) is wave memorizer, adopting field programmable gate array (FPGA) is the waveform processing device, analogue unit still adopts the digital-to-analog conversion and the simulation part of common DDS signal generator, and adopting keyboard is that human-computer interface device and LCD (LCD) are display device; DSP is connected with FPGA, keyboard and LCD respectively, and FPGA is connected with analogue unit.
Be integrated with a storage depth control module in DSP, the storage space degree of depth control FLASH that is used for being provided with according to keyboard stores the Wave data of respective length;
Employing SRAM is an external memory storage, and SRAM is connected with FPGA, is used for the Wave data of FLASH is stored in certain sequence;
In FPGA, also be integrated with a Wave data length control module, be used to obtain the phase bit address of the waveform data points of SRAM, and according to described Wave data length, with described phase place map addresses to the Wave data address of SRAM;
Described analogue unit is used to receive the Wave data that SRAM transmits, and the Wave data that receives is carried out digital-to-analog conversion handle back structure waveform output.
Also be integrated with the frequency synthesis unit among the FPGA, be used for sending to read the waveform request and read Wave data sending described analogue unit to described external memory storage; Described Wave data length control module, intercepting frequency synthesis unit is to the waveform request of reading of external memory storage, judge whether the Wave data length read the waveform request has surpassed corresponding storage depth, if then rollback reads waveform data points to the reference position of external memory storage; If otherwise with the phase mapping of frequency synthesis unit to the Wave data address of external memory storage.
Described frequency synthesis unit comprises: phase accumulator is used for add up out the phase bit address of next waveform data points of initial waveform data points phase bit address according to the Wave data of external memory storage.
A Wave data length control module integrated among the FPGA is an important component part of DDS signal generator of the present invention, and it is between frequency synthesis unit and the wave memorizer, is controlling the access control of frequency synthesis unit to wave memorizer.At first, the waveform degree of depth is by passing under the man-machine interface in the storage depth control module, storage control unit intercepting frequency synthesis unit has surpassed the storage depth that is provided with to the request of reading of wave memorizer in case find the waveform request, reads data point with regard to rollback to the beginning of wave memorizer.
The variable scheme of embodiment 2 also comprises: human-computer interface device can be keyboard, touch-screen, mouse or communication interface or its combination.Display device can be plasma display.
In DDS signal generator of the present invention, be the boundary with the wave memorizer capacity, the stored waveform size in the waveform storage unit can be a random length.Periodically strong for some like this, the simple waveform of spectral characteristic can be deposited less sampling point just can recover original waveform by frequency synthesis (DDS) mode.When can shortening the man-machine interface switching waveform, few waveform storage arrives the stand-by period between the actual output complete waveform.Especially signal generator, its numerical portion often and between the simulation part branch is isolated, and in order to reduce the quantity of communication line between two parts, takes the serial mode interaction data usually, Duan waveform will inevitably shorten the time that Wave data transmits widely like this, improves system response time.
Random waveform flexibly prestores.Random waveform is edited and deposited to an important application of signal generator exactly, and the random waveform storage space that system provided (non-waveform storage space) is very limited, can only deposit the waveform of several regular lengths.And the length of the random waveform that the user provides in the practical application is very limited: much smaller than this regular length; Perhaps the length of random waveform is very long: greater than this regular length.Both of these case is for common signal generator, or wasted storage space, or can't store so big waveform.And this storage depth control module just can solve this problem at an easy rate, to small form can deposit more, for big waveform also deposit following.
Reappear the requirement of wave-shape amplitude details for needs, signal generator can be deposited all waveforms with whole storage spaces, because the data point number is many more in DDS, phase accumulator just can obtain phase amplitude value more accurately, reduces phase noise.The amplitude that allows signal generator reappear each sampled point subtly, overall reproduced wave-shape amplitude feature.
For the requirement of needs reproduction waveform frequency characteristic and basic amplitude, signal generator needs less sampled point, and the storage space that occupies seldom utilizes the advantageous characteristic of DDS just can reproduce waveform basic amplitude feature very quickly.
Above embodiment only is used to illustrate the present invention, but not is used to limit the present invention.
Claims (10)
1. DDS signal generator waveshape memory depth control method said method comprising the steps of:
According to Wave data length the waveform storage space degree of depth is set, and Wave data is deposited in the waveform storage space of respective depth;
A Wave data in the described waveform storage space is carried out exterior storage in certain sequence;
Obtain the Wave data length of exterior storage;
According to add up out the phase bit address of next waveform data points of the initial waveform data points phase bit address of the Wave data of exterior storage;
According to described Wave data length, with described phase place map addresses to the Wave data address of exterior storage;
Wave data structure waveform output after digital-to-analog conversion is handled with exterior storage.
2. method according to claim 1, it is characterized in that, the described Wave data length of obtaining exterior storage comprises: judge whether the waveform request of reading read Wave data has surpassed the corresponding waveform storage space degree of depth, if then rollback reads waveform data points to the reference position of exterior storage.
3. a DDS signal generator comprises: control device, wave memorizer, waveform processing device, analogue unit, human-computer interface device and display device; Described control device is connected with display device with described waveform processing device, human-computer interface device respectively, and described waveform processing device is connected with analogue unit; It is characterized in that described DDS signal generator also comprises:
The storage depth control module is connected with described control device, is used for controlling according to the storage space degree of depth of human-computer interface device setting the Wave data of described waveform memory stores respective length;
External memory storage is connected with described waveform processing device, is used for a Wave data of wave memorizer is stored in certain sequence;
Wave data length control module is used to obtain the phase bit address of the waveform data points of external memory storage, and according to described Wave data length, with described phase place map addresses to the Wave data address of external memory storage;
Described analogue unit is used to receive the Wave data that external memory storage transmits, and the Wave data that receives is carried out digital-to-analog conversion handle back structure waveform output.
4. DDS signal generator according to claim 3 is characterized in that, described waveform processing device comprises:
The frequency synthesis unit is used for sending to read the waveform request and read Wave data to described external memory storage sending described analogue unit to;
Described Wave data length control module, intercepting frequency synthesis unit is to the waveform request of reading of external memory storage, judge whether the Wave data length read the waveform request has surpassed corresponding storage depth, if then rollback reads waveform data points to the reference position of external memory storage; If otherwise with the phase mapping of frequency synthesis unit to the Wave data address of external memory storage.
5. DDS signal generator according to claim 4, it is characterized in that, described frequency synthesis unit comprises: phase accumulator is used for add up out the phase bit address of next waveform data points of initial waveform data points phase bit address according to the Wave data of external memory storage.
6. DDS signal generator according to claim 3 is characterized in that, described control device is DSP, is integrated with described storage depth control module in described DSP.
7. DDS signal generator according to claim 3 is characterized in that, described waveform processing device is FPGA, and described FPGA is integrated with frequency synthesis unit, Wave data length control module.
8. DDS signal generator according to claim 3 is characterized in that, described human-computer interface device is keyboard, touch-screen, mouse or communication interface.
9. DDS signal generator according to claim 3 is characterized in that, described display device is LCD or plasma display.
10. DDS signal generator according to claim 3 is characterized in that, described wave memorizer is FLASH, and described external memory storage is SRAM.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB200610112620XA CN100535823C (en) | 2006-08-25 | 2006-08-25 | DDS signal generator and waveshape memory depth control method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB200610112620XA CN100535823C (en) | 2006-08-25 | 2006-08-25 | DDS signal generator and waveshape memory depth control method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101131594A true CN101131594A (en) | 2008-02-27 |
| CN100535823C CN100535823C (en) | 2009-09-02 |
Family
ID=39128883
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB200610112620XA Active CN100535823C (en) | 2006-08-25 | 2006-08-25 | DDS signal generator and waveshape memory depth control method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100535823C (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102193106A (en) * | 2010-03-18 | 2011-09-21 | 长江大学 | Method for generating frequency sweeping signal special for controllable seismic source |
| CN102467152A (en) * | 2010-11-03 | 2012-05-23 | 北京普源精电科技有限公司 | Method, device and system for realizing amplitude modulation and amplitude keying functions in signal source |
| CN102497205A (en) * | 2011-11-28 | 2012-06-13 | 杭州电子科技大学 | Improved DDS signal generator and signal generating method |
| CN102109876B (en) * | 2009-12-28 | 2015-07-15 | 北京普源精电科技有限公司 | Signal generator with higher waveform data reading speed |
| CN106444962A (en) * | 2016-11-30 | 2017-02-22 | 桂林电子科技大学 | Drawing random waveform signal generator |
| CN106444963A (en) * | 2016-11-30 | 2017-02-22 | 桂林电子科技大学 | Programmable DDS arbitrary waveform signal generator |
| CN111190540A (en) * | 2019-12-25 | 2020-05-22 | 晶晨半导体(上海)股份有限公司 | Control method and device for write balance of memory interface |
-
2006
- 2006-08-25 CN CNB200610112620XA patent/CN100535823C/en active Active
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102109876B (en) * | 2009-12-28 | 2015-07-15 | 北京普源精电科技有限公司 | Signal generator with higher waveform data reading speed |
| CN102193106A (en) * | 2010-03-18 | 2011-09-21 | 长江大学 | Method for generating frequency sweeping signal special for controllable seismic source |
| CN102467152A (en) * | 2010-11-03 | 2012-05-23 | 北京普源精电科技有限公司 | Method, device and system for realizing amplitude modulation and amplitude keying functions in signal source |
| CN102467152B (en) * | 2010-11-03 | 2016-05-11 | 苏州普源精电科技有限公司 | In signal source, realize method, the Apparatus and system of amplitude modulation and amplitude keying functions |
| CN102497205A (en) * | 2011-11-28 | 2012-06-13 | 杭州电子科技大学 | Improved DDS signal generator and signal generating method |
| CN102497205B (en) * | 2011-11-28 | 2013-09-18 | 杭州电子科技大学 | Improved DDS signal generator and signal generating method |
| CN106444962A (en) * | 2016-11-30 | 2017-02-22 | 桂林电子科技大学 | Drawing random waveform signal generator |
| CN106444963A (en) * | 2016-11-30 | 2017-02-22 | 桂林电子科技大学 | Programmable DDS arbitrary waveform signal generator |
| CN111190540A (en) * | 2019-12-25 | 2020-05-22 | 晶晨半导体(上海)股份有限公司 | Control method and device for write balance of memory interface |
| CN111190540B (en) * | 2019-12-25 | 2021-06-04 | 晶晨半导体(上海)股份有限公司 | Control method and device for write balance of memory interface |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100535823C (en) | 2009-09-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN200941168Y (en) | DDS siguals generator | |
| CN100535823C (en) | DDS signal generator and waveshape memory depth control method thereof | |
| CN101231877B (en) | N-port memory and method for accessing n-port memory M memory address | |
| CN102981776B (en) | DDR PSRAM, controller and access method for DDR PSRAM and operating method thereof, and data writing and reading methods thereof | |
| CN100585852C (en) | Semiconductor device tested using minimum pins and methods of testing the same | |
| CN101807214A (en) | High-speed signal acquisition, storage and playback device based on FPGA | |
| CN102495132A (en) | Multi-channel data acquisition device for submarine pipeline magnetic flux leakage internal detector | |
| CN106372032B (en) | A kind of FPGA dynamic reconfiguration methods | |
| CN102831090A (en) | Address line for space-borne DSP (Digital Signal Processor) and FPGA (Field Programmable Gate Array) communication interfaces and optimization method for address line | |
| CN102075166A (en) | Direct digital frequency synthesis (DDS)-based high-precision arbitrary waveform generator | |
| TW200634848A (en) | Method for generating latch clock and memory subsystem | |
| CN102437852A (en) | Realization of 2.5 GSa/s data collection circuit by utilizing low speed ADC and method thereof | |
| JPS5892160A (en) | Sampling frequency converter | |
| WO2012050633A1 (en) | Memory subsystem for counter-based and other applications | |
| CN109800193A (en) | A kind of bridge-set of ahb bus access on piece SRAM | |
| CN1852087B (en) | Clock synchronizing method in bag-exchanging network and realizing apparatus tehrefor | |
| CN107329929B (en) | Data transmission system and data transmission method based on SoC FPGA | |
| CN101136246A (en) | Apparatus and method for realizing data rate converting based on double mouths RAM | |
| CN102468829B (en) | A kind of signal generator and wave table recombination method thereof | |
| CN100517498C (en) | First in first out memory without read delay | |
| CN102004626B (en) | Dual-port memory | |
| CN103592489A (en) | Method for designing deep storage of digital oscilloscope | |
| CN117196931A (en) | Sensor array-oriented data processing method, FPGA and electronic equipment | |
| CN209105381U (en) | A kind of voice signal acquisition device for microphone array | |
| CN100561590C (en) | A kind of method and system of reading data in EMS memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Free format text: FORMER OWNER: WANG TIEJUN LI WEISEN Owner name: BEIJING RIGOL TECHNOLOGIES, INC. Free format text: FORMER OWNER: WANG YUE Effective date: 20110511 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20110511 Address after: 102206 Beijing City, Shahe Town, step on the river village, No. 156 Patentee after: Beijing Rigol Technologies, Inc. Address before: 102206 Beijing City, Shahe Town, step on the river village, No. 156 Co-patentee before: Wang Tiejun Patentee before: Wang Yue Co-patentee before: Li Weisen |